NEC

User's Manual

78K0/KF1

8-Bit Single-Chip Microcontrollers

```
μPD780143 μPD780143(A) μPD780143(A1) μPD780143(A2) μPD780144 μPD780144(A) μPD780144(A1) μPD780144(A2) μPD780146 μPD780146(A) μPD780146(A1) μPD780146(A2) μPD780148 μPD780148(A) μPD780148(A1) μPD78F0148 μPD78F0148(A) μPD78F0148(A1)
```

[MEMO]

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Windows and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

TRON is an abbreviation of The Realtime Operating system Nucleus.

ITRON is an abbreviation of Industrial TRON.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of April, 2003. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or
 data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all
 products and/or types are available in every country. Please check with an NEC Electronics sales
 representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
 written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
 appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of a customer's equipment shall be done under the full
 responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
 customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
 - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- · Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

[GLOBAL SUPPORT]

http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) NEC Electronics (Europe) GmbH NEC Electronics Hong Kong Ltd.

Santa Clara, California Tel: 408-588-6000 800-366-9782

Duesseldorf, Germany Tel: 0211-65 03 01

• Sucursal en España

Madrid, Spain Tel: 091-504 27 87

Succursale Française

Vélizy-Villacoublay, France Tel: 01-30-675800

• Filiale Italiana

Milano, Italy Tel: 02-66 75 41

Branch The Netherlands

Eindhoven. The Netherlands Tel: 040-2445845

Tyskland Filial

Taeby, Sweden Tel: 08-63 80 820

United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133

Hong Kong Tel: 2886-9318

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-558-3737

NEC Electronics Shanghai, Ltd.

Shanghai, P.R. China Tel: 021-6841-1138

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore Tel: 6253-8311

J03.4

Major Revisions in This Edition (1/3)

Page	Description
Throughout	Addition of products μPD78F0148(A1), 780143(A2), 780144(A2), 780146(A2), 780148(A2)
	Under development \rightarrow Under mass production μ PD780143, 780144, 780146, 780148, 78F0148, 780143(A), 780144(A), 780146(A), 780148(A), 780143(A1), 780144(A1), 780146(A1), 780148(A1)
	 Modification of names of the following special function registers (SFRs) Ports 0 to 7, and 12 to 14 → Port registers 0 to 7, and 12 to 14
p.38	Addition of Cautions 3 and 4 to 1.4 Pin Configuration (Top View)
p.40	Modification of 1.5 K1 Family Lineup
p.45	Modification of outline of timer in and addition of Remark to 1.7 Outline of Functions
p.47	Addition of Table 2-1 Pin I/O Buffer Power Supplies
pp.55, 56	Modification of descriptions in 2.2.12 AVREF, 2.2.15 REGC, and 2.2.20 VPP (flash memory versions only)
pp.57, 58	Modification of the following contents in Table 2-2 Pin I/O Circuit Types • Modification of recommended connection when P60 to P63 are not used • Modification of I/O circuit type of P62 and P63 • Addition of Note to AV _{REF} • Modification of recommended connection when V _{PP} is not used
pp.62 to 66	Modification of Figure 3-1 Memory Map (μPD780143) to Figure 3-5 Memory Map (μPD78F0148)
p.76	Modification of Figure 3-14 Data to Be Saved to Stack Memory
p.77	Modification of Figure 3-15 Data to Be Restored from Stack Memory
p.90	Modification of [Description example] in 3.4.4 Short direct addressing
pp.93 to 95	Addition of [Illustration] to 3.4.7 Based addressing, 3.4.8 Based indexed addressing, and 3.4.9 Stack addressing
p.96	Addition of Table 4-1 Pin I/O Buffer Power Supplies
p.98	Modification of Table 4-3 Port Configuration
pp.108, 111, 112, 114, 115	Modification of Figure 4-11 Block Diagram of P20 to P27, Figure 4-14 Block Diagram of P40 to P47, Figure 4-15 Block Diagram of P50 to P57, Figure 4-17 Block Diagram of P64, P65, and P67, and Figure 4-18 Block Diagram of P66
p.118	Addition of Remark to Figure 4-21 Block Diagram of P130
p.123	Deletion of input switch control register (ISC) from and addition of port registers (P0 to P7, P12 to P14) to 4.3 Registers Controlling Port Function
p.124	Modification of setting of output latch of P40 to P47, P50 to P57, P64, P65, and P67 in and addition of Note 2 to Table 4-5 Settings of Port Mode Register and Output Latch When Using Alternate Function
p.128	Partial modification of descriptions in 4.4.1 (1) Output mode, 4.4.3 (1) Output mode, and (2) Input mode
p.129	Addition of Caution to 5.1 External Bus Interface
p.132	Addition of Note to Figure 5-2 Format of Memory Expansion Mode Register (MEM)
p.134	Addition of Caution 2 to Figure 5-4 Format of Memory Expansion Wait Setting Register (MM)
p.139	Addition of Remark to Figure 5-8 External Memory Read Modify Write Timing
p.142	Modification of Figure 6-1 Block Diagram of Clock Generator
p.143	Addition of Note to 6.3 (1) Processor clock control register (PCC)

Major Revisions in This Edition (2/3)

Page	Description
p.148	Addition of Cautions 2 and 3 to Figure 6-6 Format of Oscillation Stabilization Time Counter Status Register (OSTC)
pp.150 to 152	Modification of Figure 6-8 Examples of External Circuit of X1 Oscillator, Figure 6-9 Examples of External Circuit of Subsystem Clock Oscillator, and Figure 6-10 Examples of Incorrect Resonator Connection
p.157	Modification of Notes 4 and 5 in Figure 6-13 Status Transition Diagram (2)
p.159	Modification of Note 4 and illustration in Figure 6-13 Status Transition Diagram (4)
p.160	Modification of Table 6-3 Relationship Between Operation Clocks in Each Operation Status
p.163	Modification of Note in Figure 6-14 Switching from Ring-OSC Clock to X1 Input Clock (Flowchart)
p.165	Addition of Note to Figure 6-16 Switching from X1 Input Clock to Subsystem Clock (Flowchart)
p.168	Revision of CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 AND 01
p.212	Revision of CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51
p.230	Revision of CHAPTER 9 8-BIT TIMERS H0 AND H1
p.255	Modification of Figure 10-1 Watch Timer Block Diagram
p.261	Addition of Figure 10-4 Example of Generation of Watch Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s)
p.272	Modification of Figure 12-1 Block Diagram of Clock Output/Buzzer Output Controller
p.277	Revision of CHAPTER 13 A/D CONVERTER
p.299	Revision of CHAPTER 14 SERIAL INTERFACE UARTO
p.320	Revision of CHAPTER 15 SERIAL INTERFACE UART6
p.358	Revision of CHAPTER 16 SERIAL INTERFACES CSI10 AND CSI11
p.378	Revision of CHAPTER 17 SERIAL INTERFACE CSIA0
p.418	Revision of CHAPTER 18 MULTIPLIER/DIVIDER
pp.429, 430	Addition of Note to INTVLI, POC, and LVI in Table 19-1 Interrupt Source List
p.433	Addition of Note 2 to Table 19-2 Flags Corresponding to Interrupt Request Sources
p.434	Addition of Caution 2 to Figure 19-2 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H)
p.437	Addition of Caution to Table 19-3 Ports Corresponding to EGPn and EGNn
p.442	Addition of software interrupt request item to Table 19-5 Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing
p.446	Modification of Figure 20-1 Block Diagram of Key Interrupt
p.448	Modification of Table 21-1 Relationship Between HALT Mode, STOP Mode, and Clock in old edition to Table 21-1 Relationship Between Operation Clocks in Each Operation Status
p.450	Addition of Cautions 2 and 3 to Figure 21-1 Format of Oscillation Stabilization Time Counter Status Register (OSTC)
p.452	Modification of Table 21-1 Operating Statuses in HALT Mode
p.456	Addition of (3) When subsystem clock is used as CPU clock to Figure 21-4 HALT Mode Release by RESET Input
p.457	Modification of the following items in Table 21-4 Operating Statuses in STOP Mode • 8-bit timer H0 • Serial interfaces UART0 and UART6
pp.462 to 464	Modification of Figure 22-1 Block Diagram of Reset Function to Figure 22-4 Timing of Reset in STOP Mode by RESET Input

Major Revisions in This Edition (3/3)

Page	Description
p.467	Modification of mask flag register 1H (MK1H) in Table 22-1 Hardware Statuses After Reset Acknowledgment
p.469	Modification of Figure 23-1 Block Diagram of Clock Monitor
p.471	Addition of operation mode to Table 23-2 Operation Status of Clock Monitor (When CLME = 1)
pp.474, 475	Addition of (6) Clock monitor status after X1 input clock oscillation is stopped by software and (7) Clock monitor status after Ring-OSC clock oscillation is stopped by software to Figure 23-3 Timing of Clock Monitor
p.476	Addition of Note to description in 24.1 Functions of Power-on-Clear Circuit
p.477	Modification of Figure 24-1 Block Diagram of Power-on-Clear Circuit
p.480	Addition of Note to description in 25.1 Functions of Low-Voltage Detector
p.480	Modification of Figure 25-1 Block Diagram of Low-Voltage Detector
p.482	Modification of Note 5 in Figure 25-2 Format of Low-Voltage Detection Register (LVIM)
p.483	Addition of Note 2 and Caution to Figure 25-3 Format of Low-Voltage Detection Level Selection Register (LVIS)
pp.485, 487	Modification of Figure 25-4 Timing of Low-Voltage Detector Internal Reset Signal Generation and Figure 25-5 Timing of Low-Voltage Detector Interrupt Signal Generation
p.491	Partial modification of description of (2) When used as interrupt under <action> in 25.5 Cautions for Low-Voltage Detector</action>
p.492	Revision of CHAPTER 26 REGULATOR
p.494	Addition of Note to CHAPTER 27 MASK OPTIONS
p.495	Revision of CHAPTER 28 µPD78F0148 (no modification of 28.1 Internal Memory Size Switching Register and 28.2 Internal Expansion RAM Size Switching Register)
p.524	Partial modification of operation of "RETI" in 29.2 Operation List
p.529	Revision of CHAPTER 30 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS, (A) GRADE PRODUCTS)
p.554	Addition of CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)
p.575	Addition of CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)
p.593	Addition of CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS
p.604	Addition of A.3 Control Software
p.606	Addition of in-circuit emulator "IE-78K0K1-ET" to A.5 Debugging Tools (Hardware)
p.608	Modification of part number of RX78K0 in A.7 Embedded Software
p.609	Addition of APPENDIX B NOTES ON TARGET SYSTEM DESIGN
p.622	Addition of APPENDIX D REVISION HISTORY

The mark \star shows major revised points.

INTRODUCTION

Readers

This manual is intended for user engineers who wish to understand the functions of the 78K0/KF1 and design and develop application systems and programs for these devices. The target products are as follows.

78K0/KF1: μ PD780143, 780144, 780146, 780148, 78F0148, 780143(A), 780144(A), 780146(A), 780148(A), 78F0148(A), 780143(A1), 780144(A1), 780146(A1), 780148(A1), 78F0148(A1), 780143(A2), 780144(A2), 780146(A2), and 780148(A2)

Purpose

This manual is intended to give users an understanding of the functions described in the **Organization** below.

Organization

The 78K0/KF1 manual is separated into two parts: this manual and the instructions edition (common to the 78K/0 Series).

78K0/KF1 User's Manual (This Manual)

78K/0 Series User's Manual Instructions

- Pin functions
- · Internal block functions
- Interrupts
- Other on-chip peripheral functions
- · Electrical specifications

- · CPU functions
- Instruction set
- Explanation of each instruction

How to Read This Manual

It is assumed that the readers of this manual have general knowledge of electrical engineering, logic circuits, and microcontrollers.

- When using this manual as the manual for (A) grade products, (A1) grade products, and (A2) grade products:
 - \rightarrow Only the quality grade differs between standard products and (A), (A1), and (A2) grade products. Read the part number as follows.
 - μ PD780143 $\rightarrow \mu$ PD780143(A), 780143(A1), 780143(A2)
 - μ PD780144 $\rightarrow \mu$ PD780144(A), 780144(A1), 780144(A2)
 - μ PD780146 $\rightarrow \mu$ PD780146(A), 780146(A1), 780146(A2)
 - μ PD780148 $\rightarrow \mu$ PD780148(A), 780148(A1), 780148(A2)
 - μ PD78F0148 $\rightarrow \mu$ PD78F0148(A), 78F0148(A1)
- To gain a general understanding of functions:
 - \rightarrow Read this manual in the order of the **CONTENTS**.
- How to interpret the register format:
 - → For a bit number enclosed in brackets, the bit name is defined as a reserved word in the assembler, and is already defined in the header file named sfrbit.h in the C compiler.

- To check the details of a register when you know the register name.
 - → See APPENDIX C REGISTER INDEX.
- To know details of the 78K/0 Series instructions.
 - ightarrow Refer to the separate document 78K/0 Series Instructions User's Manual (U12326E).

Caution Examples in this manual employ the "standard" quality grade for general electronics. When using examples in this manual for the "special" quality grade, review the quality grade of each part and/or circuit actually used.

Conventions Data significance: Higher digits on the left and lower digits on the right

Remark: Supplementary information

Numerical representations: Binary ···×××× or ××××B

 $\begin{array}{ll} \text{Decimal} & \cdots \times \times \times \\ \text{Hexadecimal} & \cdots \times \times \times \text{H} \end{array}$

However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
78K0/KF1 User's Manual	This manual
78K/0 Series Instructions User's Manual	U12326E

Documents Related to Development Tools (Software) (User's Manuals)

Document Name		Document No.
RA78K0 Assembler Package	Operation	U14445E
	Language	U14446E
	Structured Assembly Language	U11789E
CC78K0 C Compiler	Operation	U14297E
	Language	U14298E
SM78K Series System Simulator Ver. 2.30 or Later	Operation (Windows [™] Based)	U15373E
	External Part User Open Interface Specifications	U15802E
ID78K Series Integrated Debugger Ver. 2.30 or Later	Operation (Windows Based)	U15185E
RX78K0 Real-Time OS	Fundamentals	U11537E
	Installation	U11536E
Project Manager Ver. 3.12 or Later (Windows Based)		U14610E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

Documents Related to Development Tools (Hardware) (User's Manuals)

Document Name	Document No.
IE-78K0-NS In-Circuit Emulator	U13731E
IE-78K0-NS-A In-Circuit Emulator	U14889E
IE-78K0K1-ET In-Circuit Emulator	To be prepared
IE-780148-NS-EM1 Emulation Board	To be prepared

Documents Related to Flash Memory Programming

Document Name	Document No.
PG-FP3 Flash Memory Programmer User's Manual	U13502E
PG-FP4 Flash Memory Programmer User's Manual	U15260E

Other Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE - Products and Packages -	X13769X
Semiconductor Device Mount Manual	Note
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Note See the "Semiconductor Device Mount Manual" website (http://www.necel.com/pkg/en/mount/index.html).

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

CONTENTS

CHAPTE	ER 1 OUTLINE	33
1.1	Features	33
1.2	Applications	34
1.3	Ordering Information	35
1.4	Pin Configuration (Top View)	38
1.5	K1 Family Lineup	40
	1.5.1 78K0/Kx1 product lineup	40
	1.5.2 V850ES/Kx1 product lineup	42
1.6	Block Diagram	44
1.7	Outline of Functions	45
CHAPTE	ER 2 PIN FUNCTIONS	47
2.1	Pin Function List	47
2.2	Description of Pin Functions	51
	2.2.1 P00 to P06 (port 0)	51
	2.2.2 P10 to P17 (port 1)	52
	2.2.3 P20 to P27 (port 2)	52
	2.2.4 P30 to P33 (port 3)	53
	2.2.5 P40 to P47 (port 4)	53
	2.2.6 P50 to P57 (port 5)	53
	2.2.7 P60 to P67 (port 6)	54
	2.2.8 P70 to P77 (port 7)	54
	2.2.9 P120 (port 12)	54
	2.2.10 P130 (port 13)	54
	2.2.11 P140 to P145 (port 14)	55
	2.2.12 AVREF	55
	2.2.13 AVss	55
	2.2.14 RESET	56
	2.2.15 REGC	56
	2.2.16 X1 and X2	56
	2.2.17 XT1 and XT2	
	2.2.18 VDD and EVDD	56
	2.2.19 Vss and EVss	56
	2.2.20 VPP (flash memory versions only)	56
	2.2.21 IC (mask ROM versions only)	
2.3	Pin I/O Circuits and Recommended Connection of Unused Pir	ns57
CHAPTE	ER 3 CPU ARCHITECTURE	61
3.1	Memory Space	61
	3.1.1 Internal program memory space	67
	3.1.2 Internal data memory space	68
	3.1.3 Special function register (SFR) area	68
	3.1.4 Data memory addressing	69

3.2	Proces	ssor Registers	74
	3.2.1	Control registers	74
	3.2.2	General-purpose registers	78
	3.2.3	Special function registers (SFRs)	79
3.3	Instru	ction Address Addressing	84
	3.3.1	Relative addressing	84
	3.3.2	Immediate addressing	85
	3.3.3	Table indirect addressing	86
	3.3.4	Register addressing	86
3.4	Opera	nd Address Addressing	87
	3.4.1	Implied addressing	87
	3.4.2	Register addressing	88
	3.4.3	Direct addressing	89
	3.4.4	Short direct addressing	90
	3.4.5	Special function register (SFR) addressing	91
	3.4.6	Register indirect addressing	92
	3.4.7	Based addressing	93
	3.4.8	Based indexed addressing	94
	3.4.9	Stack addressing	95
CHAPTE	ER 4 P	ORT FUNCTIONS	96
4.1	Port F	unctions	96
4.2	Port C	Configuration	98
	4.2.1	Port 0	99
	4.2.2	Port 1	103
	4.2.3	Port 2	108
	4.2.4	Port 3	109
	4.2.5	Port 4	111
	4.2.6	Port 5	112
	4.2.7	Port 6	113
	4.2.8	Port 7	116
	4.2.9	Port 12	117
	4.2.10	Port 13	118
	4.2.11	Port 14	119
4.3	Regist	ters Controlling Port Function	123
4.4	Port F	unction Operations	128
	4.4.1	Writing to I/O port	128
	4.4.2	Reading from I/O port	128
	4.4.3	Operations on I/O port	128
СНАРТ	ER 5 F	XTERNAL BUS INTERFACE	129
5.1		nal Bus Interface	
5.2		ters Controlling External Bus Interface	
5.3	•	nal Bus Interface Function Timing	
5.4		ple of Connection with Memory	

CHAPTI	ER 6 CLOCK GENERATOR	141
6.1	Functions of Clock Generator	141
6.2	Configuration of Clock Generator	141
6.3	Registers Controlling Clock Generator	143
6.4	System Clock Oscillator	150
	6.4.1 X1 oscillator	150
	6.4.2 Subsystem clock oscillator	150
	6.4.3 When subsystem clock is not used	153
	6.4.4 Ring-OSC oscillator	153
	6.4.5 Prescaler	153
6.5	Clock Generator Operation	154
6.6	Time Required to Switch Between Ring-OSC Clock and X1 Input Clo	ck161
6.7	Time Required for CPU Clock Switchover	162
6.8	Clock Switching Flowchart and Register Setting	163
	6.8.1 Switching from Ring-OSC clock to X1 input clock	163
	6.8.2 Switching from X1 input clock to Ring-OSC clock	164
	6.8.3 Switching from X1 input clock to subsystem clock	165
	6.8.4 Switching from subsystem clock to X1 input clock	166
	6.8.5 Register settings	167
CHAPTI 7.1	ER 7 16-BIT TIMER/EVENT COUNTERS 00 AND 01Functions of 16-Bit Timer/Event Counters 00 and 01	
7.2	Configuration of 16-Bit Timer/Event Counters 00 and 01	
7.3	_	
7.4	Operation of 16-Bit Timer/Event Counters 00 and 01	
	7.4.1 Interval timer operation	
	7.4.2 PPG output operations	
	7.4.3 Pulse width measurement operations	
	7.4.4 External event counter operation	199
	7.4.5 Square-wave output operation	202
	7.4.6 One-shot pulse output operation	204
7.5	Cautions for 16-Bit Timer/Event Counters 00 and 01	209
	TER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51	
8.1	Functions of 8-Bit Timer/Event Counters 50 and 51	
8.2	Configuration of 8-Bit Timer/Event Counters 50 and 51	
8.3		
8.4	Operations of 8-Bit Timer/Event Counters 50 and 51	
	8.4.1 Operation as interval timer	
	8.4.2 Operation as external event counter	
	8.4.3 Square-wave output operation	
	8.4.4 PWM output operation	
~ -		

CHAPTE	R 9 8-BIT TIMERS HO AND H1	. 230
9.1	Functions of 8-Bit Timers H0 and H1	. 230
9.2	Configuration of 8-Bit Timers H0 and H1	. 230
9.3	Registers Controlling 8-Bit Timers H0 and H1	. 234
9.4	Operation of 8-Bit Timers H0 and H1	. 239
	9.4.1 Operation as interval timer/square-wave output	239
	9.4.2 Operation as PWM output mode	242
	9.4.3 Carrier generator mode operation (8-bit timer H1 only)	248
CHAPTE	R 10 WATCH TIMER	. 255
10.1	Functions of Watch Timer	. 255
10.2	Configuration of Watch Timer	. 257
10.3	Register Controlling Watch Timer	. 257
10.4	Watch Timer Operations	. 259
	10.4.1 Watch timer operation	259
	10.4.2 Interval timer operation	260
10.5	Cautions for Watch Timer	. 261
CHAPTE	R 11 WATCHDOG TIMER	. 262
11.1	Functions of Watchdog Timer	. 262
11.2	Configuration of Watchdog Timer	. 264
11.3	Registers Controlling Watchdog Timer	
11.4	Operation of Watchdog Timer	. 267
	11.4.1 Watchdog timer operation when "Ring-OSC cannot be stopped" is selected by mask option	267
	11.4.2 Watchdog timer operation when "Ring-OSC can be stopped by software" is selected by mask	<
	option	268
	11.4.3 Watchdog timer operation in STOP mode (when "Ring-OSC can be stopped by software" is selected by mask option)	269
	11.4.4 Watchdog timer operation in HALT mode (when "Ring-OSC can be stopped by software" is	
	selected by mask option)	271
CHAPTE	R 12 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER	272
12.1		
12.2	·	
	Register Controlling Clock Output/Buzzer Output Controller	
	Clock Output/Buzzer Output Controller Operations	
12.7	12.4.1 Clock output operation	
	12.4.2 Operation as buzzer output	
	12.4.2 Operation as buzzer output	270
CHAPTE	R 13 A/D CONVERTER	. 277
13.1	Functions of A/D Converter	. 277
13.2	3	
13.3	Registers Used in A/D Converter	. 280
13.4	A/D Converter Operations	. 286
	13.4.1 Basic operations of A/D converter	286

	13.4.2 Input voltage and conversion results	288
	13.4.3 A/D converter operation mode	289
13.5	How to Read A/D Converter Characteristics Table	292
13.6	Cautions for A/D Converter	294
CHAPTE	R 14 SERIAL INTERFACE UARTO	
14.1	Functions of Serial Interface UART0	
14.2	Configuration of Serial Interface UART0	
14.3		
14.4	Operation of Serial Interface UART0	308
	14.4.1 Operation stop mode	
	14.4.2 Asynchronous serial interface (UART) mode	309
	14.4.3 Dedicated baud rate generator	315
CHAPTE	R 15 SERIAL INTERFACE UART6	320
15.1	Functions of Serial Interface UART6	320
15.2	Configuration of Serial Interface UART6	324
15.3	g	
15.4	Operation of Serial Interface UART6	335
	15.4.1 Operation stop mode	335
	15.4.2 Asynchronous serial interface (UART) mode	336
	15.4.3 Dedicated baud rate generator	351
CHAPTE	R 16 SERIAL INTERFACES CSI10 AND CSI11	358
16.1	Functions of Serial Interfaces CSI10 and CSI11	
16.2	3	
16.3	gg	
16.4		
	16.4.1 Operation stop mode	367
	16.4.2 3-wire serial I/O mode	368
CHAPTE	R 17 SERIAL INTERFACE CSIA0	
17.1	Functions of Serial Interface CSIA0	
17.2	Configuration of Serial Interface CSIA0	
17.3	Registers Controlling Serial Interface CSIA0	
17.4	Operation of Serial Interface CSIA0	
	17.4.1 Operation stop mode	
	17.4.2 3-wire serial I/O mode	
	17.4.3 3-wire serial I/O mode with automatic transmit/receive function	396
CHAPTE	R 18 MULTIPLIER/DIVIDER	
18.1	Functions of Multiplier/Divider	
18.2	Configuration of Multiplier/Divider	
18.3	Register Controlling Multiplier/Divider	
18.4	Operations of Multiplier/Divider	424

	18.4.1 Multiplication operation	424
	18.4.2 Division operation	426
CUADTE	R 19 INTERRUPT FUNCTIONS	420
19.1		
19.1	Interrupt Sources and Configuration	
19.3	•	
19.4		
1014	19.4.1 Maskable interrupt request acknowledgement	
	19.4.2 Software interrupt request acknowledgment	
	19.4.3 Multiple interrupt servicing	
	19.4.4 Interrupt request hold	
CHAPTE	R 20 KEY INTERRUPT FUNCTION	446
20.1	Functions of Key Interrupt	446
20.2	Configuration of Key Interrupt	446
20.3	Register Controlling Key Interrupt	447
	R 21 STANDBY FUNCTION	
21.1	Standby Function and Configuration	
	21.1.1 Standby function	448
	21.1.2 Registers controlling standby function	
21.2	Standby Function Operation	
	21.2.1 HALT mode	
	21.2.2 STOP mode	457
	R 22 RESET FUNCTION	
22.1	Register for Confirming Reset Source	468
	R 23 CLOCK MONITOR	
23.1	Functions of Clock Monitor	
23.2	gg	
	Registers Controlling Clock Monitor	
23.4	Operation of Clock Monitor	471
	R 24 POWER-ON-CLEAR CIRCUIT	
	Functions of Power-on-Clear Circuit	
	Configuration of Power-on-Clear Circuit	
	Operation of Power-on-Clear Circuit	
24.4	Cautions for Power-on-Clear Circuit	478
	R 25 LOW-VOLTAGE DETECTOR	
	Functions of Low-Voltage Detector	
	Configuration of Low-Voltage Detector	
25.3	Registers Controlling Low-Voltage Detector	481

25.4	Operation of Low-Voltage Detector	484
25.5	Cautions for Low-Voltage Detector	488
CHAPTE	R 26 REGULATOR	492
26.1	Outline of Regulator	492
CHAPTE	R 27 MASK OPTIONS	494
CHAPTE	R 28 μPD78F0148	
28.1	Internal Memory Size Switching Register	
28.2	Internal Expansion RAM Size Switching Register	497
28.3	Writing with Flash Programmer	498
28.4	Programming Environment	505
28.5	Communication Mode	505
28.6	Processing of Pins on Board	509
	28.6.1 VPP pin	509
	28.6.2 Serial interface pins	510
	28.6.3 RESET pin	512
	28.6.4 Port pins	512
	28.6.5 REGC pin	512
	28.6.6 Other signal pins	512
	28.6.7 Power supply	512
28.7	Programming Method	513
	28.7.1 Controlling flash memory	513
	28.7.2 Flash memory programming mode	514
	28.7.3 Selecting communication mode	514
	28.7.4 Communication commands	515
CHAPTE	R 29 INSTRUCTION SET	516
29.1	Conventions Used in Operation List	516
	29.1.1 Operand identifiers and specification methods	516
	29.1.2 Description of operation column	517
	29.1.3 Description of flag operation column	517
29.2	Operation List	518
29.3	Instructions Listed by Addressing Type	526
CHAPTE	R 30 ELECTRICAL SPECIFICATIONS	
	(STANDARD PRODUCTS, (A) GRADE PRODUCTS)	529
CHAPTE	R 31 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)	554
CHAPTE	R 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)	575
CHAPTE	R 33 PACKAGE DRAWINGS	591

*	CHAPTE	ER 34 RECOMMENDED SOLDERING CONDITIONS	593
	СНАРТЕ	ER 35 CAUTIONS FOR WAIT	596
	35.1	Cautions for Wait	596
	35.2	Peripheral Hardware That Generates Wait	597
		Example of Wait Occurrence	
	APPEND	DIX A DEVELOPMENT TOOLS	599
	A.1	Software Package	602
	A.2	Language Processing Software	603
	A.3	Control Software	604
	A.4	Flash Memory Writing Tools	604
	A.5	Debugging Tools (Hardware)	605
		A.5.1 When using in-circuit emulators IE-78K0-NS and IE-78K0-NS-A	605
		A.5.2 When using in-circuit emulator IE-78K0K1-ET	606
	A.6	Debugging Tools (Software)	607
	A.7	Embedded Software	608
*	APPEND	DIX B NOTES ON TARGET SYSTEM DESIGN	609
	APPEND	DIX C REGISTER INDEX	614
	C.1	Register Index (In Alphabetical Order with Respect to Register Names)	614
	C.2	Register Index (In Alphabetical Order with Respect to Register Symbol)	618
*	ΔΡΡΕΝΓ	DIX D. REVISION HISTORY	622

LIST OF FIGURES (1/10)

Figure No.	Title	Page
2-1	Pin I/O Circuit List	59
3-1	Memory Map (μPD780143)	62
3-2	Memory Map (μPD780144)	63
3-3	Memory Map (μPD780146)	64
3-4	Memory Map (μPD780148)	65
3-5	Memory Map (μPD78F0148)	66
3-6	Correspondence Between Data Memory and Addressing (µPD780143)	69
3-7	Correspondence Between Data Memory and Addressing (µPD780144)	70
3-8	Correspondence Between Data Memory and Addressing (µPD780146)	71
3-9	Correspondence Between Data Memory and Addressing (µPD780148)	72
3-10	Correspondence Between Data Memory and Addressing (µPD78F0148)	73
3-11	Format of Program Counter	74
3-12	Format of Program Status Word	74
3-13	Format of Stack Pointer	75
3-14	Data to Be Saved to Stack Memory	76
3-15	Data to Be Restored from Stack Memory	77
3-16	Configuration of General-Purpose Registers	78
4-1	Port Types	96
4-2	Block Diagram of P00, P03, and P05	99
4-3	Block Diagram of P01 and P06	100
4-4	Block Diagram of P02	101
4-5	Block Diagram of P04	102
4-6	Block Diagram of P10	103
4-7	Block Diagram of P11 and P14	104
4-8	Block Diagram of P12 and P15	105
4-9	Block Diagram of P13	106
4-10	Block Diagram of P16 and P17	107
4-11	Block Diagram of P20 to P27	108
4-12	Block Diagram of P30 to P32	109
4-13	Block Diagram of P33	
4-14	Block Diagram of P40 to P47	111
4-15	Block Diagram of P50 to P57	
4-16	Block Diagram of P60 to P63	
4-17	Block Diagram of P64, P65, and P67	114
4-18	Block Diagram of P66	
4-19	Block Diagram of P70 to P77	
4-20	Block Diagram of P120	
4-21	Block Diagram of P130	
4-22	Block Diagram of P140 and P141	119

LIST OF FIGURES (2/10)

Figure No.	Title	Page
4-23	Block Diagram of P142	120
4-23 4-24	Block Diagram of P143	
4-24	Block Diagram of P144 and P145	
4-26	Format of Port Mode Register	
4-27	Format of Port Register	
4-28	Format of Pull-up Resistor Option Register	
<i>5</i> 4	Manager Man Whan Hainer External Dua Interfere	400
5-1	Memory Map When Using External Bus Interface	
5-2 5-2	Format of Memory Expansion Mode Register (MEM)	
5-3	Pins Specified for Address (with μPD780143)	
5-4	Format of Memory Expansion Wait Setting Register (MM)	
5-5	Instruction Fetch from External Memory	
5-6	External Memory Read Timing	
5-7	External Memory Write Timing	
5-8	External Memory Read Modify Write Timing	
5-9	Connection Example of μPD780144 and Memory	140
6-1	Block Diagram of Clock Generator	142
6-2	Format of Processor Clock Control Register (PCC)	144
6-3	Format of Ring-OSC Mode Register (RCM)	145
6-4	Format of Main Clock Mode Register (MCM)	146
6-5	Format of Main OSC Control Register (MOC)	147
6-6	Format of Oscillation Stabilization Time Counter Status Register (OSTC)	148
6-7	Format of Oscillation Stabilization Time Select Register (OSTS)	149
6-8	Examples of External Circuit of X1 Oscillator	150
6-9	Examples of External Circuit of Subsystem Clock Oscillator	150
6-10	Examples of Incorrect Resonator Connection	151
6-11	Subsystem Clock Feedback Resistor	153
6-12	Timing Diagram of CPU Default Start Using Ring-OSC	155
6-13	Status Transition Diagram	156
6-14	Switching from Ring-OSC Clock to X1 Input Clock (Flowchart)	163
6-15	Switching from X1 Input Clock to Ring-OSC Clock (Flowchart)	164
6-16	Switching from X1 Input Clock to Subsystem Clock (Flowchart)	165
6-17	Switching from Subsystem Clock to X1 Input Clock (Flowchart)	166
7-1	Block Diagram of 16-Bit Timer/Event Counter 00	169
7-2	Block Diagram of 16-Bit Timer/Event Counter 01 (μ PD780146, 780148, and 78F0148 Only)	
7-3	Format of 16-Bit Timer Counter 0n (TM0n)	171
7-4	Format of 16-Bit Timer Capture/Compare Register 00n (CR00n)	
7-5	Format of 16-Bit Timer Capture/Compare Register 01n (CR01n)	
7-6	Format of 16-Bit Timer Mode Control Register 00 (TMC00)	

LIST OF FIGURES (3/10)

Figure No.	Title	Page
7-7	Format of 16-Bit Timer Mode Control Register 01 (TMC01)	176
7-7 7-8	Format of Capture/Compare Control Register 00 (CRC00)	
7-9	Format of Capture/Compare Control Register 01 (CRC01)	
7-10	Format of 16-Bit Timer Output Control Register 00 (TOC00)	
7-11	Format of 16-Bit Timer Output Control Register 01 (TOC01)	
7-12	Format of Prescaler Mode Register 00 (PRM00)	
7-13	Format of Prescaler Mode Register 01 (PRM01)	
7-14	Format of Port Mode Register 0 (PM0)	
7-15	Control Register Settings for Interval Timer Operation	
7-16	Interval Timer Configuration Diagram	
7-17	Timing of Interval Timer Operation	
7-18	Control Register Settings for PPG Output Operation	
7-19	Configuration Diagram of PPG Output	
7-20	PPG Output Operation Timing	
7-21	CR01n Capture Operation with Rising Edge Specified	
7-22	Control Register Settings for Pulse Width Measurement with Free-Running Counter	
	and One Capture Register (When Tl00n and CR01n Are Used)	192
7-23	Configuration Diagram for Pulse Width Measurement with Free-Running Counter	
7-24	Timing of Pulse Width Measurement Operation with Free-Running Counter	
	and One Capture Register (with Both Edges Specified)	193
7-25	Control Register Settings for Measurement of Two Pulse Widths with Free-Running Counter	194
7-26	Timing of Pulse Width Measurement Operation with Free-Running Counter	
	(with Both Edges Specified)	195
7-27	Control Register Settings for Pulse Width Measurement with Free-Running Counter and	
	Two Capture Registers (with Rising Edge Specified)	196
7-28	Timing of Pulse Width Measurement Operation with Free-Running Counter	
	and Two Capture Registers (with Rising Edge Specified)	197
7-29	Control Register Settings for Pulse Width Measurement by Means of Restart	
	(with Rising Edge Specified)	198
7-30	Timing of Pulse Width Measurement Operation by Means of Restart (with Rising Edge Specified)	198
7-31	Control Register Settings in External Event Counter Mode (with Rising Edge Specified)	200
7-32	Configuration Diagram of External Event Counter	201
7-33	External Event Counter Operation Timing (with Rising Edge Specified)	201
7-34	Control Register Settings in Square-Wave Output Mode	202
7-35	Square-Wave Output Operation Timing	203
7-36	Control Register Settings for One-Shot Pulse Output with Software Trigger	205
7-37	Timing of One-Shot Pulse Output Operation with Software Trigger	206
7-38	Control Register Settings for One-Shot Pulse Output with External Trigger	
	(with Rising Edge Specified)	207
7-39	Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified)	208
7-40	Start Timing of 16-Bit Timer Counter 0n (TM0n)	209

LIST OF FIGURES (4/10)

Figure No.	Title	Page
7-41	Operation Timing of OVF0n Flag	210
7-41 7-42		
7-42	Capture Register Data Retention Timing	210
8-1	Block Diagram of 8-Bit Timer/Event Counter 50	212
8-2	Block Diagram of 8-Bit Timer/Event Counter 51	213
8-3	Format of 8-Bit Timer Counter 5n (TM5n)	214
8-4	Format of 8-Bit Timer Compare Register 5n (CR5n)	215
8-5	Format of Timer Clock Selection Register 50 (TCL50)	216
8-6	Format of Timer Clock Selection Register 51 (TCL51)	217
8-7	Format of 8-Bit Timer Mode Control Register 50 (TMC50)	218
8-8	Format of 8-Bit Timer Mode Control Register 51 (TMC51)	219
8-9	Format of Port Mode Register 1 (PM1)	220
8-10	Format of Port Mode Register 3 (PM3)	220
8-11	Interval Timer Operation Timing	221
8-12	External Event Counter Operation Timing (with Rising Edge Specified)	223
8-13	Square-Wave Output Operation Timing	225
8-14	PWM Output Operation Timing	227
8-15	Timing of Operation with CR5n Changed	228
8-16	8-Bit Timer Counter 5n Start Timing	229
9-1	Block Diagram of 8-Bit Timer H0	231
9-2	Block Diagram of 8-Bit Timer H1	232
9-3	Format of 8-Bit Timer H Compare Register 0n (CMP0n)	233
9-4	Format of 8-Bit Timer H Compare Register 1n (CMP1n)	233
9-5	Format of 8-Bit Timer H Mode Register 0 (TMHMD0)	235
9-6	Format of 8-Bit Timer H Mode Register 1 (TMHMD1)	237
9-7	Format of 8-Bit Timer H Carrier Control Register 1 (TMCYC1)	238
9-8	Format of Port Mode Register 1 (PM1)	238
9-9	Register Setting During Interval Timer/Square-Wave Output Operation	239
9-10	Timing of Interval Timer/Square-Wave Output Operation	240
9-11	Register Setting in PWM Output Mode	242
9-12	Operation Timing in PWM Output Mode	244
9-13	Transfer Timing	249
9-14	Register Setting in Carrier Generator Mode	250
9-15	Carrier Generator Mode Operation Timing	252
10-1	Watch Timer Block Diagram	255
10-2	Format of Watch Timer Operation Mode Register (WTM)	258
10-3	Operation Timing of Watch Timer/Interval Timer	260
10-4	Example of Generation of Watch Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s)	261

LIST OF FIGURES (5/10)

Figure No.	Title	Page
		004
11-1	Block Diagram of Watchdog Timer	
11-2	Format of Watchdog Timer Mode Register (WDTM)	
11-3	Format of Watchdog Timer Enable Register (WDTE)	
11-4	Operation in STOP Mode (CPU Clock and WDT Operation Clock: X1 Input Clock)	
11-5	Operation in STOP Mode (CPU Clock: X1 Input Clock, WDT Operation Clock: Ring-OSC Clock)	
11-6	Operation in STOP Mode (CPU Clock: Ring-OSC Clock, WDT Operation Clock: X1 Input Clock)	
11-7	Operation in STOP Mode (CPU Clock and WDT Operation Clock: Ring-OSC Clock)	
11-8	Operation in HALT Mode	271
12-1	Block Diagram of Clock Output/Buzzer Output Controller	272
12-2	Format of Clock Output Selection Register (CKS)	274
12-3	Format of Port Mode Register 14 (PM14)	275
12-4	Remote Control Output Application Example	
40.4	Plack Discuss of A/D Converter	077
13-1	Block Diagram of A/D Converter	
13-2	Format of A/D Converter Mode Register (ADM)	
13-3	Timing Chart When Boost Reference Voltage Generator Is Used	
13-4	Format of Analog Input Channel Specification Register (ADS)	
13-5	Format of A/D Conversion Result Register (ADCR)	
13-6	Format of Power-Fail Comparison Mode Register (PFM)	
13-7	Format of Power-Fail Comparison Threshold Register (PFT)	
13-8	Basic Operation of A/D Converter	
13-9	Relationship Between Analog Input Voltage and A/D Conversion Result	
13-10	A/D Conversion Operation	
13-11	Power-Fail Detection (When PFEN = 1 and PFCM = 0)	
13-12	Overall Error	
13-13	Quantization Error	
13-14	Zero-Scale Error	
13-15	Full-Scale Error	
13-16	Integral Linearity Error	
13-17	Differential Linearity Error	
13-18	Circuit Configuration of Series Resistor String	
13-19	Analog Input Pin Connection	
13-20	Timing of A/D Conversion End Interrupt Request Generation	
13-21	Timing of A/D Converter Sampling and A/D Conversion Start Delay	
13-22	Internal Equivalent Circuit of ANIn Pin	298
14-1	Block Diagram of Serial Interface UART0	301
14-2	Format of Asynchronous Serial Interface Operation Mode Register 0 (ASIM0)	303
14-3	Format of Asynchronous Serial Interface Reception Error Status Register 0 (ASIS0)	305
14-4	Format of Baud Rate Generator Control Register 0 (BRGC0)	306

LIST OF FIGURES (6/10)

Figure No.	Title	Page
14-5	Format of Port Mode Register 1 (PM1)	307
14-6	Format of Normal UART Transmit/Receive Data	
14-7	Example of Normal UART Transmit/Receive Data Waveform	
14-8	Transmission Completion Interrupt Request Timing	
14-9	Reception Completion Interrupt Request Timing	
14-10	Noise Filter Circuit	
14-11	Configuration of Baud Rate Generator	
14-12	Permissible Baud Rate Range During Reception	
15-1	LIN Transmission Operation	321
15-2	LIN Reception Operation	
15-3	Port Configuration for LIN Reception Operation	
15-4	Block Diagram of Serial Interface UART6	
15-5	Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6)	327
15-6	Format of Asynchronous Serial Interface Reception Error Status Register 6 (ASIS6)	
15-7	Format of Asynchronous Serial Interface Transmission Status Register 6 (ASIF6)	
15-8	Format of Clock Selection Register 6 (CKSR6)	331
15-9	Format of Baud Rate Generator Control Register 6 (BRGC6)	
15-10	Format of Asynchronous Serial Interface Control Register 6 (ASICL6)	
15-11	Format of Input Switch Control Register (ISC)	334
15-12	Format of Port Mode Register 1 (PM1)	334
15-13	Format of Normal UART Transmit/Receive Data	338
15-14	Example of Normal UART Transmit/Receive Data Waveform	339
15-15	Normal Transmission Completion Interrupt Request Timing	341
15-16	Example of Continuous Transmission Processing Flow	343
15-17	Timing of Starting Continuous Transmission	344
15-18	Timing of Ending Continuous Transmission	345
15-19	Reception Completion Interrupt Request Timing	346
15-20	Reception Error Interrupt	347
15-21	Noise Filter Circuit	348
15-22	Example of Setting Procedure of SBF Transmission (Flowchart)	349
15-23	SBF Transmission	349
15-24	SBF Reception	350
15-25	Configuration of Baud Rate Generator	352
15-26	Permissible Baud Rate Range During Reception	355
15-27	Data Frame Length During Continuous Transmission	357
16-1	Block Diagram of Serial Interface CSI10	359
16-2	Block Diagram of Serial Interface CSI11 (μPD780146, 780148, and 78F0148 Only)	360
16-3	Format of Serial Operation Mode Register 10 (CSIM10)	361
16-4	Format of Serial Operation Mode Register 11 (CSIM11)	362

LIST OF FIGURES (7/10)

Figure No.	Title	Page
16.5	Format of Sovial Clock Salastian Register 40 (CSIC40)	262
16-5 16-6	Format of Serial Clock Selection Register 10 (CSIC10)	
16-7	Format of Port Mode Register 0 (PM0)	
16-8	Format of Port Mode Register 1 (PM1)	
16-9	Timing in 3-Wire Serial I/O Mode	
16-10	Timing of Clock/Data Phase	
16-11	Output Operation of First Bit	
16-11	Output Value of SO1n Pin (Last Bit)	
17-1	Block Diagram of Serial Interface CSIA0	200
	Format of Automatic Data Transfer Address Count Register 0 (ADTC0)	
17-2 17-3	Format of Serial Operation Mode Specification Register 0 (CSIMA0)	
17-3 17-4	Format of Serial Status Register 0 (CSIS0)	
17- 4 17-5	Format of Serial Trigger Register 0 (CSIT0)	
17-5 17-6	Format of Divisor Selection Register 0 (BRGCA0)	
17-0	Format of Automatic Data Transfer Address Point Specification Register 0 (ADTP0)	
17-7	Format of Automatic Data Transfer Address Form Specification Register 0 (ADTI 0)	
17-8	Format of Port Mode Register 14 (PM14)	
17-9	3-Wire Serial I/O Mode Timing	
17-10	Format of Transmit/Receive Data	
17-11	Transfer Bit Order Switching Circuit	
17-13	Automatic Transmission/Reception Mode Operation Timings	
17-14	Automatic Transmission/Reception Mode Flowchart	
17-15	Internal Buffer RAM Operation in 6-Byte Transmission/Reception	
17 10	(in Automatic Transmission/Reception Mode)	401
17-16	Automatic Transmission Mode Operation Timing	
17-17	Automatic Transmission Mode Flowchart	
17-18	Internal Buffer RAM Operation in 6-Byte Transmission (in Automatic Transmission Mode)	
17-19	Repeat Transmission Mode Operation Timing	
17-20	Repeat Transmission Mode Flowchart	
17-21	Internal Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode)	
17-22	Format of CSIA0 Transmit/Receive Data	
17-23	Automatic Transmission/Reception Suspension and Restart	
17-24	System Configuration When Busy Control Option Is Used	
17-25	Operation Timing When Busy Control Option Is Used (When BUSYLV0 = 1)	
17-26	Busy Signal and Wait Release (When BUSYLV0 = 1)	
17-27	Operation Timing When Busy & Strobe Control Options Are Used (When BUSYLV0 = 1)	
17-28	Operation Timing of Bit Shift Detection Function by Busy Signal (When BUSYLV0 = 0)	
17-29	Automatic Transmit/Receive Interval Time	

LIST OF FIGURES (8/10)

Figure No.	Title	Page
18-1	Block Diagram of Multiplier/Divider	410
18-2	Format of Remainder Data Register 0 (SDR0)	
18-3	Format of Multiplication/Division Data Register A0 (MDA0H, MDA0L)	
18-4	Format of Multiplication/Division Data Register B0 (MDB0)	
18-5	Format of Multiplier/Divider Control Register 0 (DMUC0)	
18-6	Timing Chart of Multiplication Operation (00DAH × 0093H)	
18-7	Timing Chart of Division Operation (DCBA2586H ÷ 0018H)	
19-1	Basic Configuration of Interrupt Function	431
19-2	Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H)	434
19-3	Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H)	435
19-4	Format of Priority Specification Flag Registers (PR0L, PR0H, PR1L, PR1H)	436
19-5	Format of External Interrupt Rising Edge Enable Register (EGP)	
	and External Interrupt Falling Edge Enable Register (EGN)	437
19-6	Format of Program Status Word	438
19-7	Interrupt Request Acknowledgment Processing Algorithm	440
19-8	Interrupt Request Acknowledgment Timing (Minimum Time)	441
19-9	Interrupt Request Acknowledgment Timing (Maximum Time)	441
19-10	Examples of Multiple Interrupt Servicing	443
19-11	Interrupt Request Hold	445
20-1	Block Diagram of Key Interrupt	446
20-2	Format of Key Return Mode Register (KRM)	447
21-1	Format of Oscillation Stabilization Time Counter Status Register (OSTC)	
21-2	Format of Oscillation Stabilization Time Select Register (OSTS)	451
21-3	HALT Mode Release by Interrupt Request Generation	454
21-4	HALT Mode Release by RESET Input	455
21-5	Operation Timing When STOP Mode Is Released	458
21-6	STOP Mode Release by Interrupt Request Generation	
21-7	STOP Mode Release by RESET Input	460
22-1	Block Diagram of Reset Function	
22-2	Timing of Reset by RESET Input	463
22-3	Timing of Reset Due to Watchdog Timer Overflow	
22-4	Timing of Reset in STOP Mode by RESET Input	464
22-5	Format of Reset Control Flag Register (RESF)	468
23-1	Block Diagram of Clock Monitor	
23-2	Format of Clock Monitor Mode Register (CLM)	470
23-3	Timing of Clock Monitor	472

LIST OF FIGURES (9/10)

Figure No.	Title	Page
24-1	Block Diagram of Power-on-Clear Circuit	
24-2	Timing of Internal Reset Signal Generation in Power-on-Clear Circuit	
24-3	Example of Software Processing After Release of Reset	478
25-1	Block Diagram of Low-Voltage Detector	480
25-2	Format of Low-Voltage Detection Register (LVIM)	482
25-3	Format of Low-Voltage Detection Level Selection Register (LVIS)	483
25-4	Timing of Low-Voltage Detector Internal Reset Signal Generation	485
25-5	Timing of Low-Voltage Detector Interrupt Signal Generation	487
25-6	Example of Software Processing After Release of Reset	489
26-1	Block Diagram of Regulator Periphery	492
26-2	REGC Pin Connection	493
28-1	Format of Internal Memory Size Switching Register (IMS)	496
28-2	Format of Internal Expansion RAM Size Switching Register (IXS)	
28-3	Example of Wiring Adapter for Flash Memory Writing in 3-Wire Serial I/O (CSI10) Mode	
28-4	Example of Wiring Adapter for Flash Memory Writing in 3-Wire Serial I/O (CSI10 + HS) Mode	501
28-5	Example of Wiring Adapter for Flash Memory Writing in UART (UART0) Mode	502
28-6	Example of Wiring Adapter for Flash Memory Writing in UART (UART0 + HS) Mode	503
28-7	Example of Wiring Adapter for Flash Memory Writing in UART (UART6) Mode	504
28-8	Environment for Writing Program to Flash Memory	505
28-9	Communication with Dedicated Flash Programmer (CSI10)	505
28-10	Communication with Dedicated Flash Programmer (CSI10 + HS)	506
28-11	Communication with Dedicated Flash Programmer (UART0)	506
28-12	Communication with Dedicated Flash Programmer (UART0 + HS)	507
28-13	Communication with Dedicated Flash Programmer (UART6)	507
28-14	Example of Connection of VPP Pin	509
28-15	Signal Collision (Input Pin of Serial Interface)	510
28-16	Malfunction of Other Device	511
28-17	Signal Collision (RESET Pin)	512
28-18	Flash Memory Manipulation Procedure	513
28-19	Flash Memory Programming Mode	514
28-20	Communication Commands	515
A-1	Development Tool Configuration	600
B-1	Distance Between IE System and Conversion Adapter	609
B-2	Connection Conditions of Target System (When Using NP-80GC-TQ)	610
B-3	Connection Conditions of Target System (When Using NP-H80GC-TQ)	611
B-4	Connection Conditions of Target System (When Using NP-80GK)	612

LIST OF FIGURES (10/10)

Figure No.	Title	
B-5	Connection Conditions of Target System (When Using NP-H80GK-TQ)	613

LIST OF TABLES (1/3)

Table No.	Title	Page
1-1	Flash Memory Versions Corresponding to Mask Options of Mask ROM Versions	37
2-1	Pin I/O Buffer Power Supplies	47
2-2	Pin I/O Circuit Types	
3-1	Set Values of Internal Memory Size Switching Register (IMS)	0.4
3-2	and Internal Expansion RAM Size Switching Register (IXS)	
	Vector Table	
3-3 3-4	Internal Expansion RAM Capacity	
3- 4 3-5	Special Function Register List	
4-1	Pin I/O Buffer Power Supplies	96
4-2	Port Functions	
4-3	Port Configuration	98
4-4	Pull-up Resistor of Port 6	113
4-5	Settings of Port Mode Register and Output Latch When Using Alternate Function	124
5-1	Pin Functions in External Memory Expansion Mode	129
5-2	State of Ports 4 to 6 Pins in External Memory Expansion Mode	129
6-1	Configuration of Clock Generator	141
6-2	Relationship Between CPU Clock and Minimum Instruction Execution Time	145
6-3	Relationship Between Operation Clocks in Each Operation Status	160
6-4	Oscillation Control Flags and Clock Oscillation Status	160
6-5	Maximum Time Required to Switch Between Ring-OSC Clock and X1 Input Clock	161
6-6	Maximum Time Required for CPU Clock Switchover	162
6-7	Clock and Register Setting	167
7-1	Configuration of 16-Bit Timer/Event Counters 00 and 01	169
7-2	CR00n Capture Trigger and Valid Edges of Tl00n and Tl01n Pins	172
7-3	CR01n Capture Trigger and Valid Edge of TI00n Pin (CRC0n2 = 1)	173
8-1	Configuration of 8-Bit Timer/Event Counters 50 and 51	214
9-1	Configuration of 8-Bit Timers H0 and H1	230
10-1	Watch Timer Interrupt Time	256
10-2	Interval Timer Interval Time	256
10-3	Watch Timer Configuration	257
10-4	Watch Timer Interrupt Time	259

LIST OF TABLES (2/3)

Table No.	Title	Page
10-5	Interval Timer Interval Time	260
10 0		200
11-1	Loop Detection Time of Watchdog Timer	262
11-2	Mask Option Setting and Watchdog Timer Operation Mode	263
11-3	Configuration of Watchdog Timer	264
12-1	Clock Output/Buzzer Output Controller Configuration	273
13-1	Registers of A/D Converter Used on Software	278
13-2	Settings of ADCS and ADCE	282
13-3	A/D Converter Sampling Time and A/D Conversion Start Delay Time (ADM Set Value)	297
13-4	Resistance and Capacitance Values of Equivalent Circuit (Reference Values)	298
14-1	Configuration of Serial Interface UART0	300
14-2	Relationship Between Register Settings and Pins	309
14-3	Cause of Reception Error	314
14-4	Set Data of Baud Rate Generator	317
14-5	Maximum/Minimum Permissible Baud Rate Error	319
15-1	Configuration of Serial Interface UART6	
15-2	Relationship Between Register Settings and Pins	
15-3	Cause of Reception Error	347
15-4	Set Data of Baud Rate Generator	354
15-5	Maximum/Minimum Permissible Baud Rate Error	356
16-1	Configuration of Serial Interfaces CSI10 and CSI11	359
16-2	Relationship Between Register Settings and Pins	369
16-3	SO1n Output Status	377
17-1	Configuration of Serial Interface CSIA0	379
17-2	Relationship Between Buffer RAM Address Values and ADTP0 Setting Values	387
17-3	Relationship Between Register Settings and Pins	392
17-4	Relationship Between Register Settings and Pins	397
18-1	Configuration of Multiplier/Divider	418
18-2	Functions of MDA0 During Operation Execution	422
19-1	Interrupt Source List	429
19-2	Flags Corresponding to Interrupt Request Sources	433
19-3	Ports Corresponding to EGPn and EGNn	
19-4	Time from Generation of Maskable Interrupt Request Until Servicing	439

LIST OF TABLES (3/3)

Table No.	Title	Page
40.5	Deletion skip Determine Determine Democrate Freshlad for Malkins Intermed Comission	
19-5	Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing	4.40
	During Interrupt Servicing	442
20-1	Assignment of Key Interrupt Detection Pins	446
20-2	Configuration of Key Interrupt	446
21-1	Relationship Between Operation Clocks in Each Operation Status	448
21-2	Operating Statuses in HALT Mode	452
21-3	Operation in Response to Interrupt Request in HALT Mode	456
21-4	Operating Statuses in STOP Mode	457
21-5	Operation in Response to Interrupt Request in STOP Mode	460
22-1	Hardware Statuses After Reset Acknowledgment	465
22-2	RESF Status When Reset Request Is Generated	468
23-1	Configuration of Clock Monitor	469
23-2	Operation Status of Clock Monitor (When CLME = 1)	471
27-1	Flash Memory Versions Supporting Mask Options of Mask ROM Versions	494
28-1	Differences Between μPD78F0148 and Mask ROM Versions	495
28-2	Internal Memory Size Switching Register Settings	496
28-3	Internal Expansion RAM Size Switching Register Settings	497
28-4	Wiring Between μ PD78F0148 and Dedicated Flash Programmer	498
28-5	Pin Connection	508
28-6	Pins Used by Each Serial Interface	510
28-7	Communication Modes	514
28-8	Flash Memory Control Commands	515
28-9	Response Commands	515
29-1	Operand Identifiers and Specification Methods	516
34-1	Surface Mounting Type Soldering Conditions	593
35-1	Registers That Generate Wait and Number of CPU Wait Clocks	597
35-2	Number of Wait Clocks and Number of Execution Clocks on Occurrence of Wait (A/D Conv	verter)598
B-1	Distance Between IE System and Conversion Adapter	609

CHAPTER 1 OUTLINE

1.1 Features

- O Minimum instruction execution time can be changed from high speed (0.2 μ s: @ 10 MHz operation with X1 input clock) to ultra low-speed (122 μ s: @ 32.768 kHz operation with subsystem clock)
- O General-purpose register: 8 bits x 32 registers (8 bits x 8 registers x 4 banks)
- O ROM, RAM capacities

Item	Program Memory (ROM)		Data M	1emory
Part Number			Internal High-Speed RAM	Internal Expansion RAM
μPD780143	Mask ROM	24 KB	1024 bytes	-
μPD780144		32 KB		
μPD780146		48 KB		1024 bytes
μPD780148]	60 KB		
μPD78F0148	Flash memory	60 KB ^{Note}		1024 bytes ^{Note}

Note The internal flash memory and internal expansion RAM capacities can be changed using the internal memory size switching register (IMS) and the internal expansion RAM size switching register (IXS).

- O Buffer RAM: 32 bytes (can be used for transfer in 3-wire serial I/O mode with automatic transmit/receive function)
- O External memory expansion space: 64 KB (with external bus interface function)
- O On-chip power-on-clear (POC) circuit and low-voltage detector (LVI)
- O Short startup is possible via the CPU default start using the on-chip Ring-OSC
- O On-chip clock monitor function using on-chip Ring-OSC
- O On-chip watchdog timer (operable with Ring-OSC clock)
- O On-chip multiplier/divider
- O On-chip key interrupt function
- O On-chip clock output/buzzer output controller
- O On-chip regulator
- O I/O ports: 67 (N-ch open drain: 4)
- O Timer

 μ PD780143, 780144: 7 channels

 μ PD780146, 780148, 78F0148: 8 channels

O Serial interface

 μ PD780143, 780144: 3 channels

(UART (LIN (Local Interconnect Network)-bus supported): 1 channel, CSI/UART^{Note}: 1 channel, CSI with automatic transmit/receive function: 1 channel)

μPD780146, 780148, 78F0148: 4 channels

(UART (LIN (Local Interconnect Network)-bus supported): 1 channel, CSI: 1 channel, CSI/UART^{Note}: 1 channel, CSI with automatic transmit/receive function: 1 channel)

O 10-bit resolution A/D converter: 8 channels

Note Select either of the functions of these alternate-function pins.

- O Supply voltage: VDD = 2.7 to 5.5 V (standard product, (A) grade product)
- ★ V_{DD} = 3.3 to 5.5 V ((A1) grade product, (A2) grade product)
- ★ O Operating ambient temperature: T_A = -40 to +85°C (standard product, (A) grade product)

 $T_A = -40 \text{ to } +105^{\circ}\text{C}$ (flash memory version of (A1) grade product)

 $T_A = -40 \text{ to } +110^{\circ}\text{C}$ (mask ROM version of (A1) grade product)

 $T_A = -40$ to +125°C (mask ROM version of (A2) grade product)

1.2 Applications

- O Automotive equipment
 - System control for body electricals (power windows, keyless entry reception, etc.)
 - Sub-microcontrollers for control
- O Home audio, car audio
- O AV equipment
- O PC peripheral equipment (keyboards, etc.)
- O Household electrical appliances
 - · Outdoor air conditioner units
 - Microwave ovens, electric rice cookers
- O Industrial equipment
 - Pumps
 - Vending machines
 - FA (Factory Automation)

1.3 Ordering Information

(1) Mask ROM versions

Part Number	Package	Quality Grade
μ PD780143GK-xx-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Standard
μ PD780143GC-×××-8BT	80-pin plastic QFP (14 × 14)	Standard
μ PD780144GK-xx-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Standard
μ PD780144GC-×××-8BT	80-pin plastic QFP (14 × 14)	Standard
μ PD780146GK-xx-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Standard
μ PD780146GC-×××-8BT	80-pin plastic QFP (14 × 14)	Standard
μ PD780148GK- $\times\!\!\times\!\!$ -9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Standard
μ PD780148GC-×××-8BT	80-pin plastic QFP (14 × 14)	Standard
μ PD780143GK(A)- \times \times -9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD780143GC(A)- \times \times -8BT	80-pin plastic QFP (14 × 14)	Special
μ PD780144GK(A)-×××-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD780144GC(A)- \times \times -8BT	80-pin plastic QFP (14 × 14)	Special
μ PD780146GK(A)- \times \times -9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD780146GC(A)- \times \times -8BT	80-pin plastic QFP (14 × 14)	Special
μ PD780148GK(A)- \times \times -9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD780148GC(A)- \times \times -8BT	80-pin plastic QFP (14 × 14)	Special
μ PD780143GK(A1)- \times \times -9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD780143GC(A1)- \times \times -8BT	80-pin plastic QFP (14 × 14)	Special
μ PD780144GK(A1)-××-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD780144GC(A1)-×××-8BT	80-pin plastic QFP (14 × 14)	Special
μ PD780146GK(A1)-××-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD780146GC(A1)-×××-8BT	80-pin plastic QFP (14 × 14)	Special
μ PD780148GK(A1)-××-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD780148GC(A1)- \times \times -8BT	80-pin plastic QFP (14 × 14)	Special
μ PD780143GK(A2)-××-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD780143GC(A2)-×××-8BT	80-pin plastic QFP (14 × 14)	Special
μ PD780144GK(A2)-××-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD780144GC(A2)- \times \times -8BT	80-pin plastic QFP (14 \times 14)	Special
μ PD780146GK(A2)- \times \times -9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD780146GC(A2)- \times \times -8BT	80-pin plastic QFP (14 \times 14)	Special
μ PD780148GK(A2)- \times \times -9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD780148GC(A2)- \times \times -8BT	80-pin plastic QFP (14 × 14)	Special

Remark ××× indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

(2) Flash memory versions

Part Number	Package	Quality Grade
μPD78F0148M1GK-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Standard
μ PD78F0148M1GC-8BT	80-pin plastic QFP (14 × 14)	Standard
μ PD78F0148M2GK-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Standard
μ PD78F0148M2GC-8BT	80-pin plastic QFP (14 \times 14)	Standard
μ PD78F0148M3GK-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Standard
μ PD78F0148M3GC-8BT	80-pin plastic QFP (14 \times 14)	Standard
μ PD78F0148M4GK-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Standard
μ PD78F0148M4GC-8BT	80-pin plastic QFP (14 \times 14)	Standard
μ PD78F0148M5GK-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Standard
μ PD78F0148M5GC-8BT	80-pin plastic QFP (14 \times 14)	Standard
μ PD78F0148M6GK-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Standard
μ PD78F0148M6GC-8BT	80-pin plastic QFP (14 \times 14)	Standard
μ PD78F0148M1GK(A)-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD78F0148M1GC(A)-8BT	80-pin plastic QFP (14 \times 14)	Special
μ PD78F0148M2GK(A)-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD78F0148M2GC(A)-8BT	80-pin plastic QFP (14 \times 14)	Special
μ PD78F0148M3GK(A)-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD78F0148M3GC(A)-8BT	80-pin plastic QFP (14 \times 14)	Special
μ PD78F0148M4GK(A)-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD78F0148M4GC(A)-8BT	80-pin plastic QFP (14 \times 14)	Special
μ PD78F0148M5GK(A)-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD78F0148M5GC(A)-8BT	80-pin plastic QFP (14 \times 14)	Special
μ PD78F0148M6GK(A)-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD78F0148M6GC(A)-8BT	80-pin plastic QFP (14 \times 14)	Special
★ <i>μ</i> PD78F0148M1GK(A1)-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
★ <i>μ</i> PD78F0148M1GC(A1)-8BT	80-pin plastic QFP (14 \times 14)	Special
\star μ PD78F0148M2GK(A1)-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
★ μ PD78F0148M2GC(A1)-8BT	80-pin plastic QFP (14 \times 14)	Special
\star μ PD78F0148M5GK(A1)-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
★ μ PD78F0148M5GC(A1)-8BT	80-pin plastic QFP (14 \times 14)	Special
★ <i>μ</i> PD78F0148M6GK(A1)-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
★ μPD78F0148M6GC(A1)-8BT	80-pin plastic QFP (14 \times 14)	Special

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

Mask ROM versions (μ PD780143, 780144, 780146, and 780148) include mask options. When ordering, it is possible to select "Power-on-clear (POC) circuit can be used/cannot be used", "Ring-OSC clock can be stopped/cannot be stopped by software" and "Pull-up resistor incorporated/not incorporated in 1-bit units (P60 to P63)".

Flash memory versions corresponding to the mask options of the mask ROM versions are as follows.


Table 1-1. Flash Memory Versions Corresponding to Mask Options of Mask ROM Versions

Mask	Option	Flash Memory Versions
POC Circuit	Ring-OSC	(Part Number)
POC cannot be used	Cannot be stopped	μPD78F0148M1GK-9EU μPD78F0148M1GC-8BT μPD78F0148M1GK(A)-9EU μPD78F0148M1GC(A)-8BT μPD78F0148M1GK(A1)-9EU μPD78F0148M1GC(A1)-8BT
	Can be stopped by software	μPD78F0148M2GK-9EU μPD78F0148M2GC-8BT μPD78F0148M2GK(A)-9EU μPD78F0148M2GC(A)-8BT μPD78F0148M2GK(A1)-9EU μPD78F0148M2GC(A1)-8BT
POC used (V _{POC} = 2.85 V ±0.15 V)	Cannot be stopped	μPD78F0148M3GK-9EU μPD78F0148M3GC-8BT μPD78F0148M3GK(A)-9EU μPD78F0148M3GC(A)-8BT
	Can be stopped by software	μPD78F0148M4GK-9EU μPD78F0148M4GC-8BT μPD78F0148M4GK(A)-9EU μPD78F0148M4GC(A)-8BT
POC used (V _{POC} = 3.5 V ±0.2 V)	Cannot be stopped	μPD78F0148M5GK-9EU μPD78F0148M5GC-8BT μPD78F0148M5GK(A)-9EU μPD78F0148M5GC(A)-8BT μPD78F0148M5GK(A1)-9EU μPD78F0148M5GC(A1)-8BT
	Can be stopped by software	μPD78F0148M6GK-9EU μPD78F0148M6GC-8BT μPD78F0148M6GK(A)-9EU μPD78F0148M6GC(A)-8BT μPD78F0148M6GK(A1)-9EU μPD78F0148M6GC(A1)-8BT

37

1.4 Pin Configuration (Top View)

- 80-pin plastic TQFP (fine pitch) (12 × 12)
- 80-pin plastic QFP (14 × 14)



Note SO11, SI11, $\overline{\text{SCK11}}$, $\overline{\text{SSI11}}$, Tl001, Tl011, and TO01 are available only in the $\mu\text{PD780146}$, 780148, and 78F0148.

- Cautions 1. Connect the IC (Internally Connected) pin directly to Vss.
 - 2. Connect the AVss pin to Vss.
 - 3. Connect the REGC pin as follows.

	Standard Product and (A) Grade Product	(A1) Grade Product and (A2) Grade Product				
When regulator is used	Connect to Vss via a capacitor (1 μF: recommended)	- (Regulator cannot be used.)				
When regulator is not used	Connect directly to VDD					

4. Connect the VPP pin to EVss or Vss during normal operation.

Remark Figures in parentheses apply only to the μ PD78F0148.

Pin Identification

A8 to A15: REGC: Regulator capacitance

AD0 to AD7: Address/data bus RESET: Reset

ANI0 to ANI7: Analog input RxD0, RxD6: Receive data
ASTB: Address strobe RD: Read strobe

AVREF: Analog reference voltage SCK10, SCK11 Note,

AVss: Analog ground SCKA0: Serial clock input/output

BUSY0: Serial busy input SI10, SI11^{Note}, SIA0: Serial data input

BUZ: SO10, SO11^{Note},

EVDD: Power supply for port SOA1: Serial data output

EVss: Ground for port SSI11^{Note}: Serial interface chip select input

IC: Internally connected STB0: Serial strobe

INTP0 to INTP7: External interrupt input TI000, TI010, KR0 to KR7: Key return TI001^{Note}, TI011^{Note},

P00 to P06: Port 0 TI50, TI51: Timer input

P10 to P17: Port 1 T000, T001^{Note}, P20 to P27: Port 2 T050, T051,

 P30 to P33:
 Port 3
 TOH0, TOH1:
 Timer output

 P40 to P47:
 Port 4
 TxD0, TxD6:
 Transmit data

 P50 to P57:
 Port 5
 VDD:
 Power supply

P60 to P67: Port 6 VPP: Programming power supply

 P70 to P77:
 Port 7
 Vss:
 Ground

 P120:
 Port 12
 WAIT:
 Wait

P130: Port 13 WR: Write strobe


P140 to P145: Port 14 X1, X2: Crystal oscillator (X1 input clock)
PCL: Programmable clock output XT1, XT2: Crystal oscillator (Subsystem clock)

Note SO11, SI11, $\overline{\text{SCK11}}$, $\overline{\text{SSI11}}$, Tl001, Tl011, and TO01 are available only in the μ PD780146, 780148, and 78F0148.


★1.5 K1 Family Lineup

1.5.1 78K0/Kx1 product lineup


78K0/KB1: 30-pin (7.62 mm 0.65 mm pitch)




78K0/KC1: 44-pin (10 × 10 mm 0.8 mm pitch)




78K0/KD1: 52-pin ($10 \times 10 \text{ mm } 0.65 \text{ mm pitch}$)



78K0/KE1: 64-pin ($10 \times 10 \text{ mm } 0.5 \text{ mm } \text{ pitch, } 12 \times 12 \text{ mm } 0.65 \text{ mm } \text{ pitch, } 14 \times 14 \text{ mm } 0.8 \text{ mm } \text{ pitch)}$



78K0/KF1: 80-pin (12 \times 12 mm 0.5 mm pitch, 14 \times 14 mm 0.65 mm pitch)




The list of functions in the 78K0/Kx1 is shown below.

Item	Part Number	78	K0/KE	78K0/KB1		78K0/KC1		78	78K0/KD1			-	78K0	/KE	<u> </u>		78	3K0/	KF1
Package		3	0 pins		1	4 pins		-	52 pins	2			64	nins			ş	30 p	ine
Internal	Mask ROM		16 K			24 K			24 K		8 K	24		_	48 K	_	24 K		
memory	Wask Now	O IX	24 K			32 K	ļ.		32 K		16 K		!	_	60 K	4	32 K		_
(bytes)	Flash memory			24 K	- TO IX	<u> </u>	32 K		1	32 K		_		2 K	_	60 K		-	60 K
	RAM	512	76		512	1		512	1		512		1 K			K	1 K	1	2 K
Power su	pply voltage		$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$																
	instruction execution time	0.2 //	$V_{DD} = 2.7 \text{ to } 3.3 \text{ V}$ 0.2 μs (when 10 MHz, $V_{DD} = 0.2 \text{ Connect REGC pin to } V_{DD} > 0.2 \text{ μs}$																
		4.0 to 0.24 3.3 to 0.4 μ	0.0 to 5.5 V) 0.24 μ s (when 8.38 MHz, V _{DD} = 4.0 to 5.5 V) 0.24 μ s (when 8.38 MHz, V _{DD} = 3.3 to 5.5 V) 0.4 μ s (when 5 MHz, V _{DD} = 2.7 to 5.5 V) 0.4 μ s (when 5 MHz, V _{DD} = 2.7 to 5.5 V))										
Clock	X1 input								2 to	10 M	Hz								
	Sub		- 32.768 kHz																
	Ring-OSC								240 k	Hz (T	YP.)								
Port	CMOS I/O		17			19			26				3	8				54	ļ
	CMOS input		4								8	В							
	CMOS output		1																
	N-ch open-drain I/O		- 4																
Timer	16 bits (TM0)					1 (ch							2 (ch		1 ch		2 ch
	8 bits (TM5)		1 ch	1 ch 2 ch															
	8 bits (TMH)									2 ch									
	For watch	- 1 ch																	
	WDT									1 ch									
Serial	3-wire CSI ^{Note}					1 (ch							2 (ch		1 ch 2 ch		
interface	Automatic transmit/ receive 3-wire CSI	_							1 ch										
	UART ^{Note}	- 1 ch																	
	UART supporting LIN-bus	1 ch																	
10-bit A/D) converter		4 ch								8	ch							
Interrupt	External		6			7			8				(9				9	
	Internal	11	1.	2			1	5			16			19	9		17		20
Key return	n input		_			4 ch							8	ch					
Reset	RESET pin								Pr	ovide	d								
	POC								±0.20										
	LVI		3.1 \	//3.3	V ±0.1	15 V/3	3.5 V/	3.7 V/	3.9 V/	4.1 V/	/4.3 V	/ ±0.	.2 V	(sel	ectal	ole by	softw	are))
	Clock monitor								Pr	ovide	d								
								Pr	ovide	d									
Multiplier/	'divider	- 16 bits × 16 bits, 32 bits ÷ 16 bits										ts							
ROM correction							-	_							Prov	/ided		_	
Standby f	HALT/STOP mode																		
Operating	Standard products, special (A) products: -40 to +85°C Special (A1) products: -40 to +110°C (mask ROM version), -40 to +105°C (flash memory version) Special (A2) products: -40 to +125°C (mask ROM version)																		

 $\textbf{Note} \quad \text{Select either of the functions of these alternate-function pins.}$


1.5.2 V850ES/Kx1 product lineup



The list of functions in the V850ES/Kx1 is shown below.

Function				Timer				Serial I	nterface		A/D	D/A	RTO	I/O	Other
Part	No.	8-Bit	16-Bit	ТМН	Watch	WDT	CSI	CSIA	UART	I ² C					
	μPD703208	2 ch	2 ch	2 ch	1 ch	2 ch	2 ch	1 ch	2 ch	_	8 ch	_	6 ch	67	_
	μPD703208Y									1 ch					
7-	μPD703209									_					
V850ES/KF1	μPD703209Y									1 ch					
350E	μPD703210									_					
8	μPD703210Y									1 ch					
	μPD70F3210									_					
	μPD70F3210Y									1 ch					
	μPD703212	2 ch	4 ch	2 ch	1 ch	2 ch	2 ch	2 ch	2 ch	_	8 ch	2 ch	6 ch	84	-
	μPD703212Y									1 ch					
11	μPD703213									_					
S/KG	μPD703213Y									1 ch					
V850ES/KG1	μPD703214									-					
8	μPD703214Y									1 ch					
	μPD70F3214									-					
	μPD70F3214Y									1 ch					
	μPD703216	2 ch	6 ch	2 ch	1 ch	2 ch	3 ch	2 ch	3 ch	ı	16 ch	2 ch	12 ch	128	-
11	μPD703216Y									2 ch					
S/K	μPD703217									-					
V850ES/KJ1	μPD703217Y									2 ch					
>	μPD70F3217									-					
	μPD70F3217Y									2 ch					

1.6 Block Diagram



Note μ PD780146, 780148, and 78F0148 only.

Remark Items in parentheses are available only in the μ PD78F0148.

1.7 Outline of Functions

(1/2)

				I _		(1/2)				
Ite	em T	μPD780143	μPD780144	μPD780146	μPD780148	μPD78F0148				
Internal memory	ROM	24 KB	32 KB	48 KB	60 KB	60 KB ^{Note} (flash memory)				
	High-speed RAM	1 KB								
	Expansion RAM		_	1 KB		1 KB ^{Note}				
	Buffer RAM	32 bytes								
Memory space		64 KB								
X1 input clock (os	cillation frequency)	Ceramic/crystal/	external clock osc	illation						
	Standard products, (A) grade products			V _{DD} : 10 MHz (V _{DD} 3.3 to 5.5 V), GC pin: 8.38 MH	5 MHz (V _{DD} = 2.7	to 5.5 V)				
	(A1) grade products	REGC pin is cor	nnected directly to	VDD: 10 MHz (VDD 4.0 to 5.5 V),	= 4.5 to 5.5 V), 8.3 5 MHz (VDD = 3.3					
	(A2) grade products	REGC pin is cor	REGC pin is connected directly to V_{DD} : 8.38 MHz (V_{DD} = 4.0 to 5.5 V), 5 MHz (V_{DD} = 3.3 to 5.5 V)							
Ring-OSC clock (oscillation frequen	ncy)	On-chip Ring oscillation (240 kHz (TYP.))								
Subsystem clock (oscillation frequen	ncy)	Crystal/external clock oscillation (32.768 kHz)								
General-purpose	egisters	8 bits × 32 regis	ters (8 bits × 8 reg	isters × 4 banks)						
Minimum instruction	on execution time	0.2 μs/0.4 μs/0.8 μs/1.6 μs/3.2 μs (X1 input clock: @ fxP = 10 MHz operation)								
		8.3 μ s/16.6 μ s/33.2 μ s/66.4 μ s/132.8 μ s (TYP.) (Ring-OSC clock: @ f _R = 240 kHz (TYP.) operation)								
		122 µs (subsystem clock: @ fxt = 32.768 kHz operation)								
Instruction set		-		de (8 bits \times 8 bits, and Boolean operat		st, etc.				
I/O ports		Total:	67							
		CMOS I/O 54 CMOS input 8 CMOS output 1 N-ch open-drain I/O 4								
Timers		 16-bit timer/event counter: 2 channels (1 channel only in the μPD780143, 780144) 8-bit timer/event counter: 2 channels 8-bit timer: 2 channels Watch timer 1 channel Watchdog timer: 1 channel 								
	Timer outputs	5 (PWM output:	3)	6 (PWM output:	3)					
Clock output		 78.125 kHz, 156.25 kHz, 312.5 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (X1 input clock: 10 MHz) 32.768 kHz (subsystem clock: 32.768 kHz) 								
Buzzer output		1.22 kHz, 2.44 k	kHz, 4.88 kHz, 9.77	7 kHz (X1 input clo	ck: 10 MHz)					

Note The internal flash memory capacity and internal expansion RAM capacity can be changed using the internal memory size switching register (IMS) and the internal expansion RAM size switching register (IXS).

(2/2)

						(2/2					
Ite	em	μPD780143	μPD780144	μPD780146	μPD780148	μPD78F0148					
A/D converter		10-bit resolution	×8 channels								
Serial interface	 3-wire serial I/O mode: (None in the μPD780143, 780144) 3-wire serial I/O mode with automatic transmit/receive function: 1 channel 3-wire serial I/O mode/UART mode^{Note}: 1 channel 										
Multiplier/divider			ts = 32 bits (multip ts = 32 bits remain	,	rision)						
Vectored	Internal	17		20							
interrupt sources	External	9									
Key interrupt		Key interrupt (IN	Key interrupt (INTKR) occurs by detecting falling edge of key input pins (KR0 to KR7).								
Reset		Internal reset to Internal reset to	by watchdog timer	ector							
Supply voltage		•	Standard products, (A) grade products: V _{DD} = 2.7 to 5.5 V (A1) grade products, (A2) grade products: V _{DD} = 3.3 to 5.5 V								
Operating ambien	t temperature	• (A1) grade pro	lucts, (A) grade products: $T_A = -40$ to -40 to $+10$ 0 oducts: $T_A = -40$ to	+110°C (mask R0 5°C (flash memory	OM versions), v versions)						
Package											

Note Select either of the functions of these alternate-function pins.

★ An outline of the timer is shown below.

			Timer/ unters 00 01 ^{Note 1}		Timer/ counters nd 51	8-Bit Time	ers H0 and	Watch Timer	Watchdog Timer
		TM00	TM01 ^{Note 1}	TM50	TM51	TMH0	TMH1		
Operation	Interval timer	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel
mode	External event counter	1 channel	1 channel	1 channel	1 channel	ı	ı	_	_
Function	Timer output	1 output	1 output	1 output	1 output	1 output	1 output	_	_
	PPG output	1 output	1 output	_	ı	ı	ı	_	_
	PWM output	-	-	1 output	1 output	1 output	1 output	-	-
	Pulse width measurement	2 inputs	2 inputs	-	_	_	-	-	-
	Square-wave output	1 output	1 output	1 output	1 output	1 output	1 output	_	_
	Interrupt source	2	2	1	1	1	1	1	_

Notes 1. 16-bit timer/event counter 01 is available only in the μ PD780146, 780148, and 78F0148.

- 2. The watch timer function and interval timer function can be used simultaneously.
- **★ Remark** TM51 and TMH1 can be used in combination as a carrier generator mode.

CHAPTER 2 PIN FUNCTIONS

2.1 Pin Function List

There are three types of pin I/O buffer power supplies: AVREF, EVDD, and VDD. The relationship between these power supplies and the pins is shown below.

Table 2-1. Pin I/O Buffer Power Supplies

Power Supply	Corresponding Pins				
AVREF	P20 to P27				
EV _{DD}	Port pins other than P20 to P27				
V _{DD}	Pins other than port pins				

(1) Port pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function	
P00	I/O	Port 0.	Input	T1000	
P01		7-bit I/O port. Input/output can be specified in 1-bit units.		TI010/TO00	
P02		Use of an on-chip pull-up resistor can be specified by a		SO11 ^{Note}	
P03		software setting.		SI11 ^{Note}	
P04				SCK11 Note	
P05				SSI11 Note/TI001 Note	
P06				TI011 ^{Note} /TO01 ^{Note}	
P10	I/O	Port 1.	Input	SCK10/TxD0	
P11			8-bit I/O port.		SI10/RxD0
P12			Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a		SO10
P13		software setting.		TxD6	
P14				RxD6	
P15				TOH0	
P16				TOH1/INTP5	
P17				TI50/TO50	
P20 to P27	Input	Port 2. 8-bit input-only port.	Input	ANI0 to ANI7	
P30 to P32	I/O	Port 3. 4-bit I/O port. Input/output can be specified in 1-bit units.	Input	INTP1 to INTP3	
P33		Use of an on-chip pull-up resistor can be specified by a software setting.		INTP4/TI51/TO51	
P40 to P47	I/O	Port 4. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	AD0 to AD7	

Note SO11, SI11, $\overline{\text{SCK11}}$, $\overline{\text{SSI11}}$, TI001, TI011, and TO01 are available only in the μ PD780146, 780148, and 78F0148.

(1) Port pins (2/2)

Pin Name	I/O	Fund	ction	After Reset	Alternate Function
P50 to P57	I/O	Port 5. 8-bit I/O port. Input/output can be specified Use of an on-chip pull-up resi software setting.		Input	A8 to A15
P60 to P63	I/O	Port 6. 8-bit I/O port. Input/output can be specified in 1-bit units.	N-ch open-drain I/O port. Use of an on-chip pull-up resistor can be specified by a mask option only for mask ROM versions.	Input	-
P64			Use of an on-chip pull-up		RD
P65			resistor can be specified by a software setting.		WR
P66			a, a comment coming		WAIT
P67					ASTB
P70 to P77	I/O	Port 7. 8-bit I/O port. Input/output can be specified Use of an on-chip pull-up resi software setting.		Input	KR0 to KR7
P120	I/O	Port 12. 1-bit I/O port. Use of an on-chip pull-up resi software setting.	stor can be specified by a	Input	INTP0
P130	Output	Port 13. 1-bit output-only port.		Output	-
P140	I/O	Port 14.		Input	PCL/INTP6
P141		6-bit I/O port. Input/output can be specified Use of an on-chip pull-up resi			BUZ/BUSY0/ INTP7
P142		software setting.	sior can be specified by a		SCKA0
P143					SIA0
P144					SOA0
P145					STB0

(2) Non-port pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input for which the valid edge (rising	Input	P120
INTP1 to INTP3		edge, falling edge, or both rising and falling edges) can be specified		P30 to P32
INTP4	1	Specified		P33/TI51/TO51
INTP5	1			P16/TOH1
INTP6	1			P140/PCL
INTP7	1			P141/BUZ/BUSY0
SI10	Input	Serial data input to serial interface	Input	P11/RxD0
SI11 ^{Note}	1			P03
SIA0	1			P143
SO10	Output	Serial data output from serial interface	Input	P12
SO11 ^{Note}	1			P02
SOA0	1			P144
SCK10	I/O	Clock input/output for serial interface	Input	P10/TxD0
SCK11 ^{Note}	1			P04
SCKA0	1			P142
SSI11 Note	Input	Serial interface chip select input	Input	P05/TI001
BUSY0	Input	Serial interface busy input	Input	P141/BUZ/INTP7
STB0	Output	Serial interface strobe output	Input	P145
RxD0	Input	Serial data input to asynchronous serial interface	Input	P11/SI10
RxD6	1			P14
TxD0	Output	Serial data output from asynchronous serial interface	Input	P10/SCK10
TxD6	1			P13
T1000	Input	External count clock input to 16-bit timer/event counter 00 Capture trigger input to capture registers (CR000, CR010) of 16-bit timer/event counter 00	Input	P00
TI001 ^{Note}		External count clock input to 16-bit timer/event counter 01 Capture trigger input to capture registers (CR001, CR011) of 16-bit timer/event counter 01		P05/SSI11 Note
TI010		Capture trigger input to capture register (CR000) of 16-bit timer/event counter 00		P01/TO00
TI011 ^{Note}	-	Capture trigger input to capture register (CR001) of 16-bit timer/event counter 01		P06/TO01 ^{Note}
TO00	Output	16-bit timer/event counter 00 output	Input	P01/TI010
TO01 ^{Note}	1	16-bit timer/event counter 01 output	7	P06/TI011 ^{Note}
TI50	Input	External count clock input to 8-bit timer/event counter 50	Input	P17/TO50
TI51	1	External count clock input to 8-bit timer/event counter 51	7	P33/TO51/INTP4
TO50	Output	8-bit timer/event counter 50 output	Input	P17/TI50
TO51	1	8-bit timer/event counter 51 output	1	P33/TI51/INTP4
ТОН0	1	8-bit timer H0 output		P15
TOH1	1	8-bit timer H1 output	1	P16/INTP5

Note SO11, SI11, $\overline{\text{SCK11}}$, $\overline{\text{SSI11}}$, Tl001, Tl011, and TO01 are available only in the μ PD780146, 780148, and 78F0148.

(2) Non-port pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
PCL	Output	Clock output (for trimming of X1 input clock, subsystem clock)	Input	P140/INTP6
BUZ	Output	Buzzer output	Input	P141/INTP7/BUSY0
AD0 to AD7	I/O	Lower address/data bus for external memory expansion	Input	P40 to P47
A8 to A15	Output	Higher address bus for external memory expansion	Input	P50 to P57
RD	Output	Strobe signal output for external memory read operation	Input	P64
WR	Output	Strobe signal output for external memory write operation	Input	P65
WAIT	Input	Wait insertion on external memory access	Input	P66
ASTB	Output	Strobe output that externally latches address information output to ports 4 and 5 for access to external memory	Input	P67
ANI0 to ANI7	Input	A/D converter analog input	Input	P20 to P27
AVREF	Input	A/D converter reference voltage input and positive power supply for port 2	_	-
AVss	-	A/D converter ground potential. Make the same potential as EVss or Vss.	_	-
KR0 to KR7	Input	Key interrupt input	Input	P70 to P77
REGC	_	Connecting regulator output stabilization capacitor. When using the regulator, connect to Vss via a capacitor (1 μ F: recommended). When the regulator is not used, connect directly to V _{DD} .	-	-
RESET	Input	System reset input	-	_
X1	Input	Connecting resonator for X1 input clock oscillation	-	_
X2	-		-	_
XT1	Input	Connecting resonator for subsystem clock oscillation	-	_
XT2	-		-	_
V _{DD}	-	Positive power supply (except for ports)	-	_
EV _{DD}	-	Positive power supply for ports	-	_
Vss	-	Ground potential (except for ports)	-	_
EVss		Ground potential for ports	_	_
IC	_	Internally connected. Connect directly to EVss or Vss.	_	_
VPP	_	Flash memory programming mode setting. High-voltage application for program write/verify. Connect to EVss or Vss in normal operation mode.	-	-

50

2.2 Description of Pin Functions

2.2.1 P00 to P06 (port 0)

P00 to P06 function as a 7-bit I/O port. These pins also function as timer I/O, serial interface data I/O, clock I/O, and chip select input.

The following operation modes can be specified in 1-bit units.

(1) Port mode

P00 to P06 function as a 7-bit I/O port. P00 to P06 can be set to input or output in 1-bit units using port mode register 0 (PM0). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU0).

(2) Control mode

P00 to P06 function as timer I/O, serial interface data I/O, clock I/O, and chip select input.

(a) TI000, TI001^{Note}

These are the pins for inputting an external count clock to 16-bit timer/event counters 00 and 01 and are also for inputting a capture trigger signal to the capture registers (CR000, CR010 or CR001, CR011) of 16-bit timer/event counters 00 and 01.

(b) TI010, TI011 Note

These are the pins for inputting a capture trigger signal to the capture register (CR000 or CR001) of 16-bit timer/event counters 00 and 01.

(c) TO00, TO01^{Note}

These are timer output pins.

★ (d) SI11^{Note}

This is a serial interface serial data input pin.

(e) SO11^{Note}

This is a serial interface serial data output pin.

(f) SCK11 Note

This is a serial interface serial clock I/O pin.

(g) SSI11 Note

This is a serial interface chip select input pin.

Note SO11, SI11, $\overline{\text{SCK11}}$, $\overline{\text{SSI11}}$, Tl001, Tl011, and TO01 are available only in the μ PD780146, 780148, and 78F0148.

2.2.2 P10 to P17 (port 1)

P10 to P17 function as an 8-bit I/O port. These pins also function as pins for external interrupt request input, serial interface data I/O, clock I/O, and timer I/O.

The following operation modes can be specified in 1-bit units.

(1) Port mode

P10 to P17 function as an 8-bit I/O port. P10 to P17 can be set to input or output in 1-bit units using port mode register 1 (PM1). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 1 (PU1).

(2) Control mode

P10 to P17 function as external interrupt request input, serial interface data I/O, clock I/O, and timer I/O.

★ (a) SI10

This is a serial interface serial data input pin.

★ (b) SO10

This is a serial interface serial data output pin.

(c) SCK10

This is a serial interface serial clock I/O pin.

★ (d) RxD0, RxD6

These are the serial data input pins of the asynchronous serial interface.

★ (e) TxD0, TxD6

These are the serial data output pins of the asynchronous serial interface.

(f) TI50

This is the pin for inputting an external count clock to 8-bit timer/event counter 50.

(g) TO50, TOH0, and TOH1

These are timer output pins.

(h) INTP5

This is an external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

2.2.3 P20 to P27 (port 2)

P20 to P27 function as an 8-bit input-only port. These pins also function as pins for A/D converter analog input. The following operation modes can be specified in 1-bit units.

(1) Port mode

P20 to P27 function as an 8-bit input-only port.

(2) Control mode

★ P20 to P27 function as A/D converter analog input pins (ANI0 to ANI7). When using these pins as analog input pins, see (5) ANI0/P20 to ANI7/P27 in 13.6 Cautions for A/D Converter.

2.2.4 P30 to P33 (port 3)

P30 to P33 function as a 4-bit I/O port. These pins also function as pins for external interrupt request input and timer I/O.

The following operation modes can be specified in 1-bit units.

(1) Port mode

P30 to P33 function as a 4-bit I/O port. P30 to P33 can be set to input or output in 1-bit units using port mode register 3 (PM3). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 3 (PU3).

(2) Control mode

P30 to P33 function as external interrupt request input pins and timer I/O pins.

(a) INTP1 to INTP4

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

(b) TI51

This is an external count clock input pin to 8-bit timer/event counter 51.

(c) TO51

This is a timer output pin.

2.2.5 P40 to P47 (port 4)

P40 to P47 function as an 8-bit I/O port. These pins also function as address/data bus pins.

The following operation modes can be specified.

(1) Port mode

P40 to P47 function as an 8-bit I/O port. P40 to P47 can be set to input or output in 1-bit units using port mode register 4 (PM4). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 4 (PU4).

(2) Control mode

P40 to P47 function as the pins for the lower address/data bus (AD0 to AD7) in external memory expansion mode.

Caution The external bus interface function cannot be used in (A1) grade products and (A2) grade products.

2.2.6 P50 to P57 (port 5)

P50 to P57 function as an 8-bit I/O port. These pins also function as address bus pins.

The following operation modes can be specified.

(1) Port mode

P50 to P57 function as an 8-bit I/O port. P50 to P57 can be set to input or output in 1-bit units using port mode register 5 (PM5). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 5 (PU5).

(2) Control mode

P50 to P57 function as the pins for the higher address bus (A8 to A15) in external memory expansion mode.

★ Caution The external bus interface function cannot be used in (A1) grade products and (A2) grade products.

2.2.7 P60 to P67 (port 6)

P60 to P67 function as an 8-bit I/O port. These pins also function as control pins in external memory expansion mode.

* The following operation modes can be specified.

(1) Port mode

P60 to P67 function as an 8-bit I/O port. P60 to P67 can be set to input port or output port in 1-bit units using port mode register 6 (PM6).

P60 to P63 are N-ch open-drain pins. Use of an on-chip pull-up resistor can be specified by a mask option only for mask ROM versions.

Use of an on-chip pull-up resistor can be specified for P64 to P67 by pull-up resistor option register 6 (PU6).

(2) Control mode

P64 to P67 function as control signal output pins (\$\overline{RD}\$, \$\overline{WR}\$, \$\overline{WAIT}\$, ASTB) in external memory expansion mode.

- Cautions 1. P66 functions as an I/O port if the external wait is not used in external memory expansion mode.
- The external bus interface function cannot be used in (A1) grade products and (A2) grade products.

2.2.8 P70 to P77 (port 7)

P70 to P77 function as an 8-bit I/O port. These pins also function as key interrupt input pins.

The following operation modes can be specified in 1-bit units.

(1) Port mode

P70 to P77 function as an 8-bit I/O port. P70 to P77 can be set to input or output in 1-bit units using port mode register 7 (PM7). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 7 (PU7).

(2) Control mode

P70 to P77 function as key interrupt input pins.

2.2.9 P120 (port 12)

P120 functions as a 1-bit I/O port. This pin also functions as a pin for external interrupt request input.

The following operation modes can be specified.

(1) Port mode

P120 functions as a 1-bit I/O port. P120 can be set to input or output using port mode register 12 (PM12). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

(2) Control mode

P120 functions as an external interrupt request input pin (INTP0) for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

2.2.10 P130 (port 13)

P130 functions as a 1-bit output-only port.

2.2.11 P140 to P145 (port 14)

P140 to P145 function as a 6-bit I/O port. These pins also function as external interrupt request input, clock output, buzzer output, serial interface data I/O, clock I/O, busy input, and strobe output pins.

The following operation modes can be specified in 1-bit units.

(1) Port mode

P140 to P145 function as a 6-bit I/O port. P140 to P145 can be set to input or output in 1-bit units using port mode register 14 (PM14). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 14 (PU14).

(2) Control mode

P140 to P145 function as external interrupt request input, clock output, buzzer output, serial interface data I/O, clock I/O, busy input, and strobe output pins.

(a) INTP6, INTP7

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

(b) PCL

This is a clock output pin.

(c) BUZ

This is a buzzer output pin.

(d) SIA0

This is a serial interface serial data input pin.

k (e) SOA0

This is a serial interface serial data output pin.

(f) SCKA0

This is a serial interface serial clock I/O pin.

(g) BUSY0

This is a serial interface busy input pin.

(h) STB0

This is a serial interface strobe output pin.

★ 2.2.12 AVREF

This is the A/D converter reference voltage input pin.

When the A/D converter is not used, connect this pin directly to EVDD or VDD Note.

Note Connect port 2 directly to EV_{DD} when it is used as a digital port.

2.2.13 AVss

This is the A/D converter ground potential pin. Even when the A/D converter is not used, always use this pin with the same potential as the EVss pin or Vss pin.

2.2.14 **RESET**

This is the active-low system reset input pin.

★ 2.2.15 REGC

This is the pin for connecting the capacitor for the regulator. When using the regulator, connect this pin to Vss via a capacitor (1 μ F: recommended). When the regulator is not used, connect this pin directly to V_{DD} pin.

Caution A regulator cannot be used with (A1) grade products and (A2) grade products. Be sure to connect the REGC pin of these products directly to V_{DD}.

2.2.16 X1 and X2

These are the pins for connecting a resonator for X1 input clock.

When supplying an external clock, input a signal to the X1 pin and input the inverse signal to the X2 pin.

2.2.17 XT1 and XT2

These are the pins for connecting a resonator for subsystem clock.

When supplying an external clock, input a signal to the XT1 pin and input the inverse signal to the XT2 pin.

2.2.18 VDD and EVDD

V_{DD} is the positive power supply pin for other than ports.

EV_{DD} is the positive power supply pin for ports.

2.2.19 Vss and EVss

Vss is the ground potential pin for other than ports.

EVss is the ground potential pin for ports.

2.2.20 VPP (flash memory versions only)

This is a pin for flash memory programming mode setting and high-voltage application for program write/verify.


★ Connect to EVss or Vss in the normal operation mode.

2.2.21 IC (mask ROM versions only)

The IC (Internally Connected) pin is provided to set the test mode to check the 78K0/KF1 at shipment. Connect it directly to EVss or Vss pin with the shortest possible wire in the normal operation mode.

When a potential difference is produced between the IC pin and the EVss or Vss pin because the wiring between these two pins is too long or external noise is input to the IC pin, the user's program may not operate normally.

Connect the IC pin directly to EVss or Vss.



2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-2 shows the types of pin I/O circuits and the recommended connections of unused pins. See **Figure 2-1** for the configuration of the I/O circuit of each type.

Table 2-2. Pin I/O Circuit Types (1/2)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/TI000	8-A	I/O	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P01/TI010/TO00			Output: Leave open.
P02/SO11 ^{Note}			
P03/SI11 ^{Note}			
P04/SCK11 ^{Note}			
P05/SSI11 Note/TI001 Note			
P06/TI011 ^{Note} /TO01 ^{Note}			
P10/SCK10/TxD0 ^{Note}			
P11/SI10/RxD0 ^{Note}			
P12/SO10	5-A		
P13/TxD6			
P14/RxD6	8-A		
P15/TOH0	5-A		
P16/TOH1/INTP5	8-A		
P17/TI50/TO50			
P20/ANI0 to P27/ANI7	9-C	Input	Connect to EV _{DD} or EVss.
P30/INTP1 to P32/INTP3	8-A	I/O	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P33/TI51/TO51/INTP4			Output: Leave open.
P40/AD0 to P47/AD7	5-A		
P50/A8 to P57/A15			
P60, P61 (Mask ROM version)	13-S		Input: Independently connect to EV _{DD} via a resistor.
P60, P61 (Flash memory version)	13-R		Output: Leave this pin open at low-level output after clearing
P62, P63 (Mask ROM version)	13-V		the output latch of the port to 0.
P62, P63 (Flash memory version)	13-W		
P64/WD	5-A		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P65/WR			Output: Leave open.
P66/WAIT			
P67/ASTB			
P70/KR0 to P77/KR7	8-A		
P120/INTP0			

Note SO11, SI11, $\overline{\text{SCK11}}$, $\overline{\text{SSI11}}$, TI001, TI011, and TO01 are available only in the μ PD780146, 780148, and 78F0148.

* *

Table 2-2. Pin I/O Circuit Types (2/2)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P130	3-C	Output	Leave open.
P140/PCL/INTP6	8-A	I/O	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P141/BUZ/BUSY0/INTP7			Output: Leave open.
P142/SCKA0			
P143/SIA0			
P144/SOA0	5-A		
P145/STB			
RESET	2	Input	-
XT1	16		Connect directly to EV _{DD} or V _{DD} .
XT2		-	Leave open.
AVREF	-		Connect directly to EV _{DD} or V _{DD} ^{Note} .
AVss			Connect directly to EVss or Vss.
IC			
Vpp			Connect to EVss or Vss.

[★] Note Connect port 2 directly to EV_{DD} when it is used as a digital port.

Figure 2-1. Pin I/O Circuit List (1/2)





Figure 2-1. Pin I/O Circuit List (2/2)



CHAPTER 3 CPU ARCHITECTURE

3.1 Memory Space


78K0/KF1 products can each access a 64 KB memory space. Figures 3-1 to 3-5 show the memory maps.

Caution Regardless of the internal memory capacity, the initial values of the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS) of all 78K0/KF1 products are fixed (IMS = CFH, IXS = 0CH). Therefore, set the value corresponding to each product as indicated below.

Table 3-1. Set Values of Internal Memory Size Switching Register (IMS) and Internal Expansion RAM Size Switching Register (IXS)


	IMS	IXS
μPD780143	C6H	0CH
μPD780144	C8H	
μPD780146	ССН	0AH
μPD780148	CFH	
μPD78F0148	Value corresponding to mask ROM version	

Figure 3-1. Memory Map (μPD780143)



*

Figure 3-2. Memory Map (μPD780144)



 \star

Figure 3-3. Memory Map (μPD780146)




Figure 3-4. Memory Map (μPD780148)





Figure 3-5. Memory Map (μPD78F0148)



3.1.1 Internal program memory space

The internal program memory space stores the program and table data. Normally, it is addressed with the program counter (PC).

78K0/KF1 products incorporate internal ROM (mask ROM or flash memory), as shown below.

Table 3-2. Internal ROM Capacity

Part Number	Internal ROM		
	Structure	Capacity	
μPD780143	Mask ROM	24576 × 8 bits (0000H to 5FFFH)	
μPD780144		32768 × 8 bits (0000H to 7FFFH)	
μPD780146		49152 × 8 bits (0000H to BFFFH)	
μPD780148		61440 × 8 bits (0000H to EFFFH)	
μPD78F0148	Flash memory	61440 × 8 bits (0000H to EFFFH)	

The internal program memory space is divided into the following areas.

(1) Vector table area

The 64-byte area 0000H to 003FH is reserved as a vector table area. The program start addresses for branch upon reset signal input or generation of each interrupt request are stored in the vector table area.

Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses.

Table 3-3. Vector Table

Vector Table Address	Interrupt Source	Vector Table Address	Interrupt Source
0000H	RESET input, POC, LVI, clock monitor, WDT	0020H	INTTM000
		0022H	INTTM010
0004H	INTLVI	0024H	INTAD
0006H	INTP0	0026H	INTSR0
0008H	INTP1	0028H	INTWTI
000AH	INTP2	002AH	INTTM51
000CH	INTP3	002CH	INTKR
000EH	INTP4	002EH	INTWT
0010H	INTP5	0030H	INTP6
0012H	INTSRE6	0032H	INTP7
0014H	INTSR6	0034H	INTDMU
0016H	INTST6	0036H	INTCSI11 ^{Note}
0018H	INTCSI10/INTST0	0038H	INTTM001 ^{Note}
001AH	INTTMH1	003AH	INTTM011 ^{Note}
001CH	INTTMH0	003CH	INTACSI
001EH	INTTM50		

Note Available only in the μ PD780146, 780148, and 78F0148.

(2) CALLT instruction table area

The 64-byte area 0040H to 007FH can store the subroutine entry address of a 1-byte call instruction (CALLT).

(3) CALLF instruction entry area

The area 0800H to 0FFFH can perform a direct subroutine call with a 2-byte call instruction (CALLF).

3.1.2 Internal data memory space

78K0/KF1 products incorporate the following RAMs.

(1) Internal high-speed RAM

The internal high-speed RAM is allocated to the area FB00H to FEFFH in a 1024×8 bits configuration.

The 32-byte area FEE0H to FEFFH is assigned to four general-purpose register banks consisting of eight 8-bit registers per one bank.

This area cannot be used as a program area in which instructions are written and executed.

The internal high-speed RAM can also be used as a stack memory.

(2) Internal expansion RAM

Table 3-4. Internal Expansion RAM Capacity

Part Number	Internal Expansion RAM
μPD780143	-
μPD780144	
μPD780146	1024 × 8 bits (F400H to F7FFH)
μPD780148	
μPD78F0148	

The internal expansion RAM can also be used as a normal data area similar to the internal high-speed RAM, as well as a program area in which instructions can be written and executed.

3.1.3 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FF00H to FFFFH (see Table 3-5 Special Function Register List in 3.2.3 Special function registers (SFRs)).

Caution Do not access addresses to which SFRs are not assigned.

3.1.4 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the 78K0/KF1, based on operability and other considerations. For areas containing data memory in particular, special addressing methods designed for the functions of special function registers (SFR) and general-purpose registers are available for use. Figures 3-6 to 3-10 show correspondence between data memory and addressing. For details of each addressing mode, see **3.4 Operand Address Addressing**.




Figure 3-6. Correspondence Between Data Memory and Addressing (µPD780143)




Figure 3-7. Correspondence Between Data Memory and Addressing (μPD780144)




Figure 3-8. Correspondence Between Data Memory and Addressing (µPD780146)




Figure 3-9. Correspondence Between Data Memory and Addressing (μPD780148)




Figure 3-10. Correspondence Between Data Memory and Addressing (µPD78F0148)

3.2 Processor Registers

The 78K0/KF1 products incorporate the following processor registers.

3.2.1 Control registers


The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

(1) Program counter (PC)

The program counter is a 16-bit register that holds the address information of the next program to be executed. In normal operation, the PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

RESET input sets the reset vector table values at addresses 0000H and 0001H to the program counter.

Figure 3-11. Format of Program Counter




(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution.

Program status word contents are automatically stacked upon interrupt request generation or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions.

RESET input sets the PSW to 02H.

Figure 3-12. Format of Program Status Word



(a) Interrupt enable flag (IE)

priority specification flag.

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupts are disabled.

When 1, the IE flag is set to the interrupt enabled (EI) state and interrupt request acknowledgment is controlled with an in-service priority flag (ISP), an interrupt mask flag for various interrupt sources, and a

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0 and RBS1)

These are 2-bit flags to select one of the four register banks.

In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.

(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(e) In-service priority flag (ISP)

This flag manages the priority of acknowledgeable maskable vectored interrupts. When this flag is 0, low-level vectored interrupt requests specified by a priority specification flag register (PR0L, PR0H, PR1L, PR1H) (see 19.3 (3) Priority specification flag registers (PR0L, PR0H, PR1L, PR1H)) cannot be acknowledged. Actual interrupt request acknowledgment is controlled by the interrupt enable flag (IE).


(f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal high-speed RAM area can be set as the stack area.

Figure 3-13. Format of Stack Pointer




The SP is decremented ahead of write (save) to the stack memory and is incremented after read (restored) from the stack memory.

Each stack operation saves/restores data as shown in Figures 3-14 and 3-15.


★ Caution Since RESET input makes the SP contents undefined, be sure to initialize the SP before using the stack.

Figure 3-14. Data to Be Saved to Stack Memory

(a) PUSH rp instruction (when SP = FEE0H)



(b) CALL, CALLF, CALLT instructions (when SP = FEE0H)



(c) Interrupt, BRK instructions (when SP = FEE0H)






Figure 3-15. Data to Be Restored from Stack Memory


(a) POP rp instruction (when SP = FEDEH)



(b) RET instruction (when SP = FEDEH)



(c) RETI, RETB instructions (when SP = FEDDH)



3.2.2 General-purpose registers

General-purpose registers are mapped at particular addresses (FEE0H to FEFFH) of the data memory. The general-purpose registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).

These registers can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupts for each bank.

Figure 3-16. Configuration of General-Purpose Registers

16-bit processing 8-bit processing **FEFFH** R7 BANK0 RP3 R6 FEF8H R5 RP2 BANK1 R4 FEF0H R3 RP1 BANK2 R2 FEE8H R1 RP0 BANK3 R0 FEE0H


(a) Absolute name

(b) Function name

0

0

15



3.2.3 Special function registers (SFRs)

Unlike a general-purpose register, each special function register has a special function.

SFRs are allocated to the FF00H to FFFFH area.

Special function registers can be manipulated like general-purpose registers, using operation, transfer and bit manipulation instructions. The manipulatable bit units, 1, 8, and 16, depend on the special function register type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.

• 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr).

This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 3-5 gives a list of the special function registers. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of a special function register. It is a reserved word in the RA78K0, and is defined by the header file "sfrbit.h" in the CC78K0. When using the RA78K0, ID78K0-NS, ID78K0, or SM78K0, symbols can be written as an instruction operand.

R/W

Indicates whether the corresponding special function register can be read or written.

R/W: Read/write enable

R: Read only W: Write only

• Manipulatable bit units

Indicates the manipulatable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

After reset

Indicates each register status upon RESET input.

Table 3-5. Special Function Register List (1/4)

Address	Special Function Register (SFR) Name	Symbol	R/W	Man	ipulatable B	it Unit	After
				1 Bit	8 Bits	16 Bits	Reset
FF00H	Port register 0	P0	R/W	V	V	-	00H
FF01H	Port register 1	P1	R/W	V	√	-	00H
FF02H	Port register 2	P2	R	$\sqrt{}$	√	-	Undefine
FF03H	Port register 3	P3	R/W	V	√	-	00H
FF04H	Port register 4	P4	R/W	√	√	-	00H
FF05H	Port register 5	P5	R/W	$\sqrt{}$	√	-	00H
FF06H	Port register 6	P6	R/W	$\sqrt{}$	√	-	00H
FF07H	Port register 7	P7	R/W	$\sqrt{}$	√	-	00H
FF08H	A/D conversion result register	ADCR	R	_	_	√	Undefine
FF09H							
FF0AH	Receive buffer register 6	RXB6	R	-	√	-	FFH
FF0BH	Transmit buffer register 6	TXB6	R/W	-	$\sqrt{}$	-	FFH
FF0CH	Port register 12	P12	R/W	√	√	-	00H
FF0DH	Port register 13	P13	R/W	√	√	-	00H
FF0EH	Port register 14	P14	R/W	√	√	_	00H
FF0FH	Serial I/O shift register 10	SIO10	R	_	√	-	00H
FF10H	16-bit timer counter 00	TM00	R	_	_	√	0000H
FF11H							
FF12H	16-bit timer capture/compare register 000	CR000	R/W	_	-	√	0000H
FF13H							
FF14H	16-bit timer capture/compare register 010	CR010	R/W	_	_	√	0000H
FF15H							
FF16H	8-bit timer counter 50	TM50	R	_	V	-	00H
FF17H	8-bit timer compare register 50	CR50	R/W	_	√	-	00H
FF18H	8-bit timer H compare register 00	CMP00	R/W	_	V	-	00H
FF19H	8-bit timer H compare register 10	CMP10	R/W	_	√	-	00H
FF1AH	8-bit timer H compare register 01	CMP01	R/W	_	√	_	00H
FF1BH	8-bit timer H compare register 11	CMP11	R/W	_	√	-	00H
FF1FH	8-bit timer counter 51	TM51	R	_	√	_	00H
FF20H	Port mode register 0	PM0	R/W	√	√	_	FFH
FF21H	Port mode register 1	PM1	R/W	V	√	-	FFH
FF23H	Port mode register 3	PM3	R/W	V	√	-	FFH
FF24H	Port mode register 4	PM4	R/W	V	√	-	FFH
FF25H	Port mode register 5	PM5	R/W	V	V	-	FFH
FF26H	Port mode register 6	PM6	R/W	V	V	_	FFH
FF27H	Port mode register 7	PM7	R/W	V	√	-	FFH
FF28H	A/D converter mode register	ADM	R/W	V	V	_	00H
FF29H	Analog input channel specification register	ADS	R/W	V	V	_	00H
FF2AH	Power-fail comparison mode register	PFM	R/W	V	√	-	00H
FF2BH	Power-fail comparison threshold register	PFT	R/W	_	√	_	00H

Table 3-5. Special Function Register List (2/4)

Address	Special Function Register (SFR) Name		nbol	R/W	Manipulatable Bit Unit			After
					1 Bit	8 Bits	16 Bits	Reset
FF2CH	Port mode register 12	PM12		R/W	V	√	-	FFH
FF2EH	Port mode register 14	PM14		R/W	V	√	-	FFH
FF30H	Pull-up resistor option register 0	PU0		R/W	V	√	-	00H
FF31H	Pull-up resistor option register 1	PU1		R/W	V	√	-	00H
FF33H	Pull-up resistor option register 3	PU3		R/W	V	√	-	00H
FF34H	Pull-up resistor option register 4	PU4		R/W	V	√	-	00H
FF35H	Pull-up resistor option register 5	PU5		R/W	V	√	-	00H
FF36H	Pull-up resistor option register 6	PU6		R/W	V	√	-	00H
FF37H	Pull-up resistor option register 7	PU7		R/W	V	√	-	00H
FF3CH	Pull-up resistor option register 12	PU12		R/W	V	√	-	00H
FF3EH	Pull-up resistor option register 14	PU14		R/W	V	√	-	00H
FF40H	Clock output selection register	CKS		R/W	V	√	-	00H
FF41H	8-bit timer compare register 51	CR51		R/W	_	√	-	00H
FF43H	8-bit timer mode control register 51	TMC5	1	R/W	V	√	-	00H
FF47H	Memory expansion mode register	MEM		R/W	$\sqrt{}$	√	-	00H
FF48H	External interrupt rising edge enable register	EGP		R/W	V	√	-	00H
FF49H	External interrupt falling edge enable register	EGN		R/W	$\sqrt{}$	√	-	00H
FF4AH	Serial I/O shift register 11 ^{Note}	SIO11		R	-	√	-	00H
FF4CH	Transmit buffer register 11 ^{Note}	SOTB11		R/W	-	√	-	Undefined
FF4FH	Input switch control register	ISC		R/W	$\sqrt{}$	√	-	00H
FF50H	Asynchronous serial interface operation mode register 6	ASIM6		R/W	$\sqrt{}$	√	_	01H
FF53H	Asynchronous serial interface reception error status register 6	ASIS6	i	R	-	√	_	00H
FF55H	Asynchronous serial interface transmission status register 6	ASIF6		R	-	√	_	00H
FF56H	Clock selection register 6	CKSR	6	R/W	_	\checkmark	_	00H
FF57H	Baud rate generator control register 6	BRGC	6	R/W	_	√	-	FFH
FF58H	Asynchronous serial interface control register 6	ASICL	.6	R/W	V	√	-	16H
FF60H	Remainder data register 0	SDR0	SDR0L	R	_	√	$\sqrt{}$	00H
FF61H			SDR0H		_	√		00H
FF62H	Multiplication/division data register A0	MDA0L	MDA0LL	R/W	_	√	√	00H
FF63H			MDA0LH		_	√		00H
FF64H		MDA0H	MDA0HL	R/W	_	√	√	00H
FF65H		MDA0HH			_	√		00H
FF66H	Multiplication/division data register B0	MDB0 MDB0L		R/W	_	√	√	00H
FF67H			MDB0H		_	√		00H
FF68H	Multiplier/divider control register 0	DMUC	0	R/W	V	√	_	00H
FF69H	8-bit timer H mode register 0	TMHM	ID0	R/W	V	√	_	00H
FF6AH	Timer clock selection register 50	TCL50)	R/W	-	$\sqrt{}$	-	00H

Note μ PD780146, 780148, and 78F0148 only.

Table 3-5. Special Function Register List (3/4)

Address	Special Function Register (SFR) Name	Symbol	R/W	Mani	pulatable B	it Unit	After
				1 Bit	8 Bits	16 Bits	Reset
FF6BH	8-bit timer mode control register 50	TMC50	R/W	√	√	_	00H
FF6CH	8-bit timer H mode register 1	TMHMD1	R/W	√	√	_	00H
FF6DH	8-bit timer H carrier control register 1	TMCYC1	R/W	√	√	-	00H
FF6EH	Key return mode register	KRM	R/W	√	√	_	00H
FF6FH	Watch timer operation mode register	WTM	R/W	$\sqrt{}$	√	-	00H
FF70H	Asynchronous serial interface operation mode register 0	ASIM0	R/W	V	√	_	01H
FF71H	Baud rate generator control register 0	BRGC0	R/W	ı	√	-	1FH
FF72H	Receive buffer register 0	RXB0	R	-	√	-	FFH
FF73H	Asynchronous serial interface reception error status register 0	ASIS0	R	ı	√	_	00H
FF74H	Transmit shift register 0	TXS0	W	-	√	-	FFH
FF80H	Serial operation mode register 10	CSIM10	R/W	\checkmark	√	-	00H
FF81H	Serial clock selection register 10	CSIC10	R/W	\checkmark	√	-	00H
FF84H	Transmit buffer register 10	SOTB10	R/W	ı	√	-	Undefined
FF88H	Serial operation mode register 11 ^{Note 1}	CSIM11	R/W	$\sqrt{}$	√	-	00H
FF89H	Serial clock selection register 11 ^{Note 1}	CSIC11	R/W	\checkmark	√	-	00H
FF8CH	Timer clock selection register 51	TCL51	R/W	ı	√	-	00H
FF90H	Serial operation mode specification register 0	CSIMA0	R/W	$\sqrt{}$	√	-	00H
FF91H	Serial status register 0	CSIS0	R/W	$\sqrt{}$	√	-	00H
FF92H	Serial trigger register 0	CSIT0	R/W	\checkmark	√	-	00H
FF93H	Divisor selection register 0	BRGCA0	R/W	-	√	-	03H
FF94H	Automatic data transfer address point specification register 0	ADTP0	R/W	-	√	_	00H
FF95H	Automatic data transfer interval specification register 0	ADTI0	R/W	_	√	_	00H
FF96H	Serial I/O shift register 0	SIOA0	R/W	-	√	_	00H
FF97H	Automatic data transfer address count register 0	ADTC3	R	-	√	_	00H
FF98H	Watchdog timer mode register	WDTM	R/W	-	√	_	67H
FF99H	Watchdog timer enable register	WDTE	R/W	-	√	_	9AH
FFA0H	Ring-OSC mode register	RCM	R/W	√	√	-	00H
FFA1H	Main clock mode register	MCM	R/W	√	√	_	00H
FFA2H	Main OSC control register	MOC	R/W	√	√	-	00H
FFA3H	Oscillation stabilization time counter status register	OSTC	R	√	√	-	00H
FFA4H	Oscillation stabilization time select register	OSTS	R/W	1	√	-	05H
FFA9H	Clock monitor mode register	CLM	R/W	√	√	_	00H
FFACH	Reset control flag register	RESF	R	-	√	-	00H ^{Note 2}
FFB0H	16-bit timer counter 01 ^{Note 1}	TM01	R	-	-	V	0000H
FFB1H							

Notes 1. μ PD780146, 780148, and 78F0148 only.

2. This value varies depending on the reset source.

Table 3-5. Special Function Register List (4/4)

Address	Special Function Register (SFR) Name	Syr	mbol	R/W	Mani	ipulatable B	it Unit	After
				Ī	1 Bit	8 Bits	16 Bits	Reset
FFB2H	16-bit timer capture/compare register 001 ^{Note 1}	CR00	1	R/W	_	_	√	0000H
FFB3H								
FFB4H	16-bit timer capture/compare register 011Note 1	CR01	1	R/W	_	_	√	0000H
FFB5H								
FFB6H	16-bit timer mode control register 01 ^{Note 1}	TMC)1	R/W	V	√	_	00H
FFB7H	Prescaler mode register 01 ^{Note 1}	PRMC)1	R/W	$\sqrt{}$	√	_	00H
FFB8H	Capture/compare control register 01Note 1	CRC)1	R/W	V	√	_	00H
FFB9H	16-bit timer output control register 01 ^{Note 1}	TOC0	1	R/W	V	√	_	00H
FFBAH	16-bit timer mode control register 00	TMC0	00	R/W	V	√	_	00H
FFBBH	Prescaler mode register 00	PRMC	00	R/W	V	√	_	00H
FFBCH	Capture/compare control register 00	CRC	00	R/W	V	√	_	00H
FFBDH	16-bit timer output control register 00	TOC0	0	R/W	V	√	_	00H
FFBEH	Low-voltage detection register	LVIM		R/W	V	√	_	00H
FFBFH	Low-voltage detection level selection register	LVIS		R/W	_	√	-	00H
FFE0H	Interrupt request flag register 0L	IF0	IF0L	R/W	V	√	√	00H
FFE1H	Interrupt request flag register 0H		IF0H	R/W	V	√		00H
FFE2H	Interrupt request flag register 1L	IF1	IF1L	R/W	V	√	√	00H
FFE3H	Interrupt request flag register 1H		IF1H	R/W	$\sqrt{}$	√		00H
FFE4H	Interrupt mask flag register 0L	MK0	MK0L	R/W	V	√	√	FFH
FFE5H	Interrupt mask flag register 0H		MK0H	R/W	V	√		FFH
FFE6H	Interrupt mask flag register 1L	MK1	MK1L	R/W	$\sqrt{}$	√	√	FFH
FFE7H	Interrupt mask flag register 1H		MK1H	R/W	V	√		DFH
FFE8H	Priority specification flag register 0L	PR0	PR0L	R/W	V	√	√	FFH
FFE9H	Priority specification flag register 0H		PR0H	R/W	V	√		FFH
FFEAH	Priority specification flag register 1L	PR1	PR1L	R/W	V	√	√	FFH
FFEBH	Priority specification flag register 1H		PR1H	R/W	V	√		FFH
FFF0H	Internal memory size switching register ^{Note 2}	IMS		R/W	_	√	-	CFH
FFF4H	Internal expansion RAM size switching register ^{Note 2}	IXS		R/W	_	√	-	0CH
FFF8H	Memory expansion wait setting register	MM		R/W	$\sqrt{}$	√	-	10H
FFFBH	Processor clock control register	PCC		R/W	$\sqrt{}$	√	-	00H

Notes 1. μ PD780146, 780148, and 78F0148 only.

2. The default value of IMS and IXS are fixed (IMS = CFH, IXS = 0CH) in all 78K0/KF1 products regardless of the internal memory capacity. Therefore, set the following value to each product.

	IMS	IXS
μPD780143	C6H	0CH
μPD780144	C8H	
μPD780146	ССН	0AH
μPD780148	CFH	
μPD78F0148	Value corresponding to mask RON	1 version

3.3 Instruction Address Addressing

An instruction address is determined by program counter (PC) contents and is normally incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. When a branch instruction is executed, the branch destination information is set to the PC and branched by the following addressing (for details of instructions, refer to **78K/0 Series Instructions User's Manual (U12326E)**).


3.3.1 Relative addressing

[Function]

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) and branched. The displacement value is treated as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit. In other words, relative addressing consists of relative branching from the start address of the following instruction to the -128 to +127 range.

This function is carried out when the BR \$addr16 instruction or a conditional branch instruction is executed.

[Illustration]



When S = 0, all bits of α are 0. When S = 1, all bits of α are 1.

3.3.2 Immediate addressing

[Function]


Immediate data in the instruction word is transferred to the program counter (PC) and branched.

This function is carried out when the CALL !addr16 or BR !addr16 or CALLF !addr11 instruction is executed.


CALL !addr16 and BR !addr16 instructions can be branched to the entire memory space. The CALLF !addr11 instruction is branched to the 0800H to 0FFFH area.

[Illustration]

In the case of CALL !addr16 and BR !addr16 instructions



In the case of CALLF !addr11 instruction



3.3.3 Table indirect addressing


[Function]

Table contents (branch destination address) of the particular location to be addressed by bits 1 to 5 of the immediate data of an operation code are transferred to the program counter (PC) and branched.

This function is carried out when the CALLT [addr5] instruction is executed.

This instruction references the address stored in the memory table from 40H to 7FH, and allows branching to the entire memory space.

[Illustration]




3.3.4 Register addressing

[Function]

Register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC) and branched.

This function is carried out when the BR AX instruction is executed.

[Illustration]



3.4 Operand Address Addressing

The following methods are available to specify the register and memory (addressing) to undergo manipulation during instruction execution.

3.4.1 Implied addressing

[Function]

The register that functions as an accumulator (A and AX) among the general-purpose registers is automatically (implicitly) addressed.

Of the 78K0/KF1 instruction words, the following instructions employ implied addressing.

Instruction	Register to Be Specified by Implied Addressing
MULU	A register for multiplicand and AX register for product storage
DIVUW	AX register for dividend and quotient storage
ADJBA/ADJBS	A register for storage of numeric values that become decimal correction targets
ROR4/ROL4	A register for storage of digit data that undergoes digit rotation

[Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

[Description example]

In the case of MULU X

With an 8-bit \times 8-bit multiply instruction, the product of A register and X register is stored in AX. In this example, the A and AX registers are specified by implied addressing.

3.4.2 Register addressing

[Function]

The general-purpose register to be specified is accessed as an operand with the register bank select flags (RBS0 to RBS1) and the register specify codes (Rn and RPn) of an operation code.

Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified with 3 bits in the operation code.


[Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL


'r' and 'rp' can be described by absolute names (R0 to R7 and RP0 to RP3) as well as function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL).

[Description example]

MOV A, C; when selecting C register as r



INCW DE; when selecting DE register pair as rp



3.4.3 Direct addressing

[Function]


The memory to be manipulated is directly addressed with immediate data in an instruction word becoming an operand address.

[Operand format]


Identifier	Description
addr16	Label or 16-bit immediate data

[Description example]

MOV A, !0FE00H; when setting !addr16 to FE00H



[Illustration]



3.4.4 Short direct addressing

[Function]

The memory to be manipulated in the fixed space is directly addressed with 8-bit data in an instruction word.

This addressing is applied to the 256-byte space FE20H to FF1FH. Internal RAM and special function registers (SFRs) are mapped at FE20H to FEFFH and FF00H to FF1FH, respectively.

The SFR area (FF00H to FF1FH) where short direct addressing is applied is a part of the overall SFR area. Ports that are frequently accessed in a program and compare and capture registers of the timer/event counter are mapped in this area, allowing SFRs to be manipulated with a small number of bytes and clocks.


When 8-bit immediate data is at 20H to FFH, bit 8 of an effective address is cleared to 0. When it is at 00H to 1FH, bit 8 is set to 1. Refer to the [Illustration].

[Operand format]


Identifier	Description
saddr	Immediate data that indicate label or FE20H to FF1FH
saddrp	Immediate data that indicate label or FE20H to FF1FH (even address only)

★ [Description example]

MOV 0FE30H, A; when transferring value of A register to saddr (FE30H)



[Illustration]



When 8-bit immediate data is 20H to FFH, α = 0 When 8-bit immediate data is 00H to 1FH, α = 1

3.4.5 Special function register (SFR) addressing

[Function]


A memory-mapped special function register (SFR) is addressed with 8-bit immediate data in an instruction word. This addressing is applied to the 240-byte spaces FF00H to FFCFH and FFE0H to FFFFH. However, the SFRs mapped at FF00H to FF1FH can be accessed with short direct addressing.

[Operand format]


Identifier Description			
sfr	Special function register name		
sfrp	16-bit manipulatable special function register name (even address only)		

[Description example]

MOV PM0, A; when selecting PM0 (FF20H) as sfr



[Illustration]



3.4.6 Register indirect addressing

[Function]

Register pair contents specified by a register pair specify code in an instruction word and by a register bank select flag (RBS0 and RBS1) serve as an operand address for addressing the memory. This addressing can be carried out for all the memory spaces.

[Operand format]


Identifier	Description
-	[DE], [HL]

[Description example]

MOV A, [DE]; when selecting [DE] as register pair



[Illustration]



3.4.7 Based addressing

[Function]

8-bit immediate data is added as offset data to the contents of the base register, that is, the HL register pair in the register bank specified by the register bank select flag (RBS0 and RBS1), and the sum is used to address the memory. Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

[Operand format]


Identifier	Description
_	[HL + byte]

[Description example]

MOV A, [HL + 10H]; when setting byte to 10H



★ [Illustration]



3.4.8 Based indexed addressing

[Function]


The B or C register contents specified in an instruction word are added to the contents of the base register, that is, the HL register pair in the register bank specified by the register bank select flag (RBS0 and RBS1), and the sum is used to address the memory. Addition is performed by expanding the B or C register contents as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

[Operand format]


Identifier	Description	
_	[HL + B], [HL + C]	

[Description example]

In the case of MOV A, [HL + B] (selecting B register)



★ [Illustration]



3.4.9 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) contents.

This addressing method is automatically employed when the PUSH, POP, subroutine call and return instructions are executed or the register is saved/reset upon generation of an interrupt request.


With stack addressing, only the internal high-speed RAM area can be accessed.

[Description example]

In the case of PUSH DE (saving DE register)



★ [Illustration]



CHAPTER 4 PORT FUNCTIONS

4.1 Port Functions

There are two types of pin I/O buffer power supplies: AVREF and EVDD. The relationship between these power supplies and the pins is shown below.

Table 4-1. Pin I/O Buffer Power Supplies

Power Supply	Corresponding Pins
AVREF	P20 to P27
EV _{DD}	Port pins other than P20 to P27

78K0/KF1 products are provided with the ports shown in Figure 4-1, which enable variety of control operations. The functions of each port are shown in Table 4-2.

In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see **CHAPTER 2 PIN FUNCTIONS**.

P50 P00 Port 0 Port 5 P06 P57 P10 P60 Port 1 Port 6 P17 P67 P20 P70 Port 2 Port 7 P27 P77 P30 Port 12 P120 Port 3 Port 13 P130 P33 P140 P40 Port 4 P145 P47

Figure 4-1. Port Types

Table 4-2. Port Functions (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0. 7-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	TI000
P01				TI010/TO00
P02				SO11 ^{Note}
P03				SI11 ^{Note}
P04				SCK11 ^{Note}
P05				SSI11 Note/TI001 Note
P06				TI011 ^{Note} /TO01 ^{Note}
P10	I/O	Port 1. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	SCK10/TxD0
P11				SI10/RxD0
P12				SO10
P13				TxD6
P14				RxD6
P15				ТОН0
P16				TOH1/INTP5
P17				TI50/TO50
P20 to P27	Input	Port 2. 8-bit input-only port.	Input	ANI0 to ANI7
P30 to P32	I/O	Port 3. 4-bit I/O port. Input/output can be specified in 1-bit units.	Input	INTP1 to INTP3
P33		Use of an on-chip pull-up resistor can be specified by a software setting.		INTP4/TI51/TO51
P40 to P47	I/O	Port 4. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	AD0 to AD7
P50 to P57	I/O	Port 5. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	A8 to A15

Note SO11, SI11, $\overline{\text{SCK11}}$, $\overline{\text{SSI11}}$, TI001, TI011, and TO01 are available only in the μ PD780146, 780148, and 78F0148.

Table 4-2. Port Functions (2/2)

Pin Name	I/O	Function		After Reset	Alternate Function
P60 to P63	I/O	Port 6. 8-bit I/O port. Input/output can be specified in 1-bit units.	N-ch open-drain I/O port. Use of an on-chip pull-up resistor can be specified by a mask option only for mask ROM versions.	Input	-
P64			Use of an on-chip pull-up		RD
P65			resistor can be specified by a		WR
P66			software setting.		WAIT
P67					ASTB
P70 to P77	I/O	Port 7. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		Input	KR0 to KR7
P120	I/O	Port 12. 1-bit I/O port. Use of an on-chip pull-up resistor can be specified by a software setting.		Input	INTP0
P130	Output	Port 13. 1-bit output-only port.		Output	-
P140	I/O	Port 14.		Input	PCL/INTP6
P141		6-bit I/O port. Input/output can be specified in			BUZ/BUSY0/ INTP7
P142		Use of an on-chip pull-up resis software setting.	tor can be specified by a		SCKA0
P143		Solimaio Solling.			SIA0
P144					SOA0
P145					STB0

4.2 Port Configuration

Ports consist of the following hardware.

*

Table 4-3. Port Configuration

Item	Configuration
Control registers	Port mode register (PM0, PM1, PM3 to PM7, PM12, PM14) Port register (P0 to P7, P12 to P14) Pull-up resistor option register (PU0, PU1, PU3 to PU7, PU12, PU14)
Port	Total: 67 (CMOS I/O: 54, CMOS input: 8, CMOS output: 1, N-ch open drain I/O: 4)
Pull-up resistor	Mask ROM version Total: 58 (software control: 54, mask option specification: 4) Flash memory version: Total: 54

4.2.1 Port 0

Port 0 is a 7-bit I/O port with an output latch. Port 0 can be set to the input mode or output mode in 1-bit units using port mode register 0 (PM0). When the P00 to P06 pins are used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU0).

This port can also be used for timer I/O, serial interface data I/O, and clock I/O.

RESET input sets port 0 to input mode.

Figures 4-2 to 4-5 show block diagrams of port 0.

Caution When P02/SO11^{Note}, P03/SI11^{Note}, and P04/SCK11^{Note} are used as general-purpose ports, do not write to serial clock selection register 11 (CSIC11).

FV_{DD} WRpu PU0 PU00, PU03, PU05 Alternate function RD Selector Internal WRPORT Output latch O P00/T1000, (P00, P03, P05) P03/SI11^{Note} WRPM P05/SSI11 Note/TI001 Note PM₀ PM00, PM03, PM05

Figure 4-2. Block Diagram of P00, P03, and P05

Note Available only in the μ PD780146, 780148, and 78F0148.

PU0: Pull-up resistor option register 0

PM0: Port mode register 0

 EV_DD WR_{PU} PU0 PU01, PU06 Alternate function RD Selector Internal bus WRPORT Output latch P01/TI010/TO00, P06/TI011^{Note}/TO01^{Note} (P01, P06) WR_{PM} PM0 PM01, PM06 Alternate function

Figure 4-3. Block Diagram of P01 and P06

Note Available only in the μ PD780146, 780148, and 78F0148.

PU0: Pull-up resistor option register 0

PM0: Port mode register 0

EVDD WRpu PU0 PU02 RDSelector Internal bus WR_{PORT} Output latch P02/SO11Note (P02) WR_{PM} PM0 PM02 Alternate function

Figure 4-4. Block Diagram of P02

Note Available only in the μ PD780146, 780148, and 78F0148.

PU0: Pull-up resistor option register 0

PM0: Port mode register 0

 EV_DD WR_{PU} PU0 PU04 P-ch Alternate function RD Selector Internal bus WRPORT Output latch - P04/SCK11Note (P04) **WR**_{PM} PM0 PM04 Alternate function

Figure 4-5. Block Diagram of P04

Note Available only in the μ PD780146, 780148, and 78F0148.

PU0: Pull-up resistor option register 0

PM0: Port mode register 0

4.2.2 Port 1

Port 1 is an 8-bit I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 1 (PU1).

This port can also be used for external interrupt request input, serial interface data I/O, clock I/O, and timer I/O. RESET input sets port 1 to input mode.

Figures 4-6 to 4-10 show block diagrams of port 1.

Caution When P10/SCK10/TxD0, P11/SI10/RxD0, and P12/SO10 are used as general-purpose ports, do not write to serial clock selection register 10 (CSIC10).

 EV_DD WRpu PU1 PU₁₀ Alternate function RD Selector Internal bus WRPORT Output latch → P10/SCK10/TxD0 (P10) WR_{PM} PM1 PM10 Alternate function

Figure 4-6. Block Diagram of P10

PU1: Pull-up resistor option register 1

PM1: Port mode register 1




Figure 4-7. Block Diagram of P11 and P14

PM1: Port mode register 1




Figure 4-8. Block Diagram of P12 and P15

PM1: Port mode register 1

 EV_DD WR_{PU} PU1 PU13 P-ch RDSelector Internal bus WRPORT Output latch (P13) WR_{PM} PM1 PM13 Alternate function

Figure 4-9. Block Diagram of P13

PM1: Port mode register 1

 EV_{DD} WR_{PU} PU1 PU16, PU17 P-ch Alternate function RD Selector Internal bus WRPORT Output latch P16/TOH1/INTP5, (P16, P17) P17/TI50/TO50 WR_{PM} PM1 PM16, PM17 Alternate function

Figure 4-10. Block Diagram of P16 and P17

PM1: Port mode register 1


4.2.3 Port 2

Port 2 is an 8-bit input-only port.

This port can also be used for A/D converter analog input.

Figure 4-11 shows a block diagram of port 2.

Figure 4-11. Block Diagram of P20 to P27



RD: Read signal

4.2.4 Port 3

Port 3 is a 4-bit I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port mode register 3 (PM3). When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 3 (PU3).

This port can also be used for external interrupt request input.

RESET input sets port 3 to input mode.

Figures 4-12 and 4-13 show block diagrams of port 3.

 $\mathsf{EV}_{\mathsf{DD}}$ WRpu PU3 PU30 to PU32 Alternate function RD Internal bus Selector WRPORT Output latch O P30/INTP1 to (P30 to P32) P32/INTP3 WR_{PM} PM3 PM30 to PM32

Figure 4-12. Block Diagram of P30 to P32

PU3: Pull-up resistor option register 3

PM3: Port mode register 3

 EV_{DD} WR_{PU} PU3 PU33 Alternate function RD Selector Internal bus WRPORT Output latch - P33/INTP4/TI51/TO51 (P33) WR_{PM} РМ3 PM33 Alternate function

Figure 4-13. Block Diagram of P33

PU3: Pull-up resistor option register 3

PM3: Port mode register 3

4.2.5 Port 4


Port 4 is an 8-bit I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units using port mode register 4 (PM4). Use of an on-chip pull-up resistor can be specified in 1-bit units with pull-up resistor option register 4 (PU4).

This port can also be used as an address/data bus in external memory expansion mode.

RESET input sets port 4 to input mode.

Figure 4-14 shows a block diagram of port 4.

Figure 4-14. Block Diagram of P40 to P47



PU4: Pull-up resistor option register 4

PM4: Port mode register 4

4.2.6 Port 5


Port 5 is an 8-bit I/O port with an output latch. Port 5 can be set to the input mode or output mode in 1-bit units using port mode register 5 (PM5). Use of an on-chip pull-up resistor can be specified in 1-bit units using pull-up resistor option register 5 (PU5).

This port can also be used as an address bus in external memory expansion mode.

RESET input sets port 5 to input mode.

Figure 4-15 shows a block diagram of port 5.

Figure 4-15. Block Diagram of P50 to P57



PU5: Pull-up resistor option register 5

PM5: Port mode register 5

4.2.7 Port 6

Port 6 is an 8-bit I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units using port mode register 6 (PM6).

This port has the following functions for pull-up resistors. These functions differ depending on the higher 4 bits/lower 4 bits of the port, and whether the product is a mask ROM version or a flash memory version.

Table 4-4. Pull-up Resistor of Port 6

	Higher 4 Bits (Pins P64 to P67)	Lower 4 Bits (Pins P60 to P63)
Mask ROM version	An on-chip pull-up resistor can be connected in 1-bit units by PU6	An on-chip pull-up resistor can be specified in 1-bit units by mask option
Flash memory version		On-chip pull-up resistors are not provided

PU6: Pull-up resistor option register 6

The P60 to P63 pins are N-ch open-drain pins.

The P64 to P67 pins can also be used for the control signal output function in external memory expansion mode. RESET input sets port 6 to input mode.

Figures 4-16 to 4-18 show block diagrams of port 6.

Caution P66 can be used as an I/O port when an external wait is not used in external memory expansion mode.

Mask option resistor

Mask ROM versions only
No pull-up resistor for
flash memory versions

WRPORT

Output latch
(P60 to P63)

PM6


PM6

PM60 to PM63

Figure 4-16. Block Diagram of P60 to P63

PM6: Port mode register 6


Figure 4-17. Block Diagram of P64, P65, and P67



PU6: Pull-up resistor option register 6

PM6: Port mode register 6

Figure 4-18. Block Diagram of P66



PU6: Pull-up resistor option register 6

PM6: Port mode register 6

4.2.8 Port 7


Port 7 is an 8-bit I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units using port mode register 7 (PM7). When the P70 to P77 pins are used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 7 (PU7).

This port can also be used for key return input.

RESET input sets port 7 to input mode.

Figure 4-19 shows a block diagram of port 7.

Figure 4-19. Block Diagram of P70 to P77



PU7: Pull-up resistor option register 7

PM7: Port mode register 7

4.2.9 Port 12


Port 12 is a 1-bit I/O port with an output latch. Port 12 can be set to the input mode or output mode in 1-bit units using port mode register 12 (PM12). When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

This port can also be used for external interrupt input.

RESET input sets port 12 to input mode.

Figure 4-20 shows a block diagram of port 12.

Figure 4-20. Block Diagram of P120



PU12: Pull-up resistor option register 12


PM12: Port mode register 12

4.2.10 Port 13

Port 13 is a 1-bit output-only port.

Figure 4-21 shows a block diagram of port 13.

Figure 4-21. Block Diagram of P130



RD: Read signal WR××: Write signal

* Remark When reset is effected, P130 outputs a low level. If P130 is set to output a high level immediately after reset is released, the output signal of P130 can be dummy-output as the reset signal to the CPU.

4.2.11 Port 14

Port 14 is a 6-bit I/O port with an output latch. Port 14 can be set to the input mode or output mode in 1-bit units using port mode register 14 (PM14). When the P140 to P145 pins are used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 14 (PU14).

This port can also be used for external interrupt request input, serial interface data I/O, clock I/O, busy input, buzzer output, and clock output.

RESET input sets port 14 to input mode.

Figures 4-22 to 4-25 show block diagrams of port 14.

 EV_DD WRpu PU14 PU140, PU141 Alternate function RD Selector Internal bus WRPORT Output latch P140/PCL/INTP6, (P140, P141) P141/BUZ/BUSY0/INTP7 WRPM PM14 PM140, PM141 Alternate function

Figure 4-22. Block Diagram of P140 and P141

PU14: Pull-up resistor option register 14

PM14: Port mode register 14

 EV_DD WR_{PU} PU14 PU142 P-ch Alternate function RD Selector Internal bus WRPORT Output latch - P142/SCKA0 (P142) WR_{PM} PM14 PM142 Alternate function

Figure 4-23. Block Diagram of P142

PU14: Pull-up resistor option register 14

PM14: Port mode register 14

EV_{DD} WR_{PU} PU14 PU143 - P-ch Alternate function RD Selector Internal bus WRPORT Output latch - P143/SIA0 (P143) WR_{PM} PM14 PM143

Figure 4-24. Block Diagram of P143

PU14: Pull-up resistor option register 14

PM14: Port mode register 14




Figure 4-25. Block Diagram of P144 and P145

PU14: Pull-up resistor option register 14

PM14: Port mode register 14

4.3 Registers Controlling Port Function

Port functions are controlled by the following three types of registers.

- Port mode registers (PM0, PM1, PM3 to PM7, PM12, PM14)
- Port registers (P0 to P7, P12 to P14)
- Pull-up resistor option registers (PU0, PU1, PU3 to PU7, PU12, PU14)

(1) Port mode registers (PM0, PM1, PM3 to PM7, PM12, and PM14)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets these registers to FFH.

When port pins are used as alternate-function pins, set the port mode register and output latch as shown in Table 4-5.

Figure 4-26. Format of Port Mode Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM0	1	PM06	PM05	PM04	PM03	PM02	PM01	PM00	FF20H	FFH	R/W
									'		
	7	6	5	4	3	2	1	0	ı		
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FF21H	FFH	R/W
	7	6	5	4	3	2	1	0	ı		
PM3	1	1	1	1	PM33	PM32	PM31	PM30	FF23H	FFH	R/W
	_	_	_								
	7	6	5	4	3	2	1	0	ı		
PM4	PM47	PM46	PM45	PM44	PM43	PM42	PM41	PM40	FF24H	FFH	R/W
	7	6	5	4	3	2	1	0			
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	FF25H	FFH	R/W
									•		
	7	6	5	4	3	2	1	0			
PM6	PM67	PM66	PM65	PM64	PM63	PM62	PM61	PM60	FF26H	FFH	R/W
	7	6	5	4	3	2	1	0			
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FF27H	FFH	R/W
									'		
	7	6	5	4	3	2	1	0			
PM12	1	1	1	1	1	1	1	PM120	FF2CH	FFH	R/W
	7	6	5	4	3	2	1	0	ı		
PM14	1	1	PM145	PM144	PM143	PM142	PM141	PM140	FF2EH	FFH	R/W

PMmn	Pmn pin I/O mode selection						
	(m = 0, 1, 3 to 7, 12, 14; n = 0 to 7)						
0	utput mode (output buffer on)						
1	put mode (output buffer off)						

Table 4-5. Settings of Port Mode Register and Output Latch When Using Alternate Function (1/2)

Pin Name	Alternate Function		PM××	Pxx
	Function Name	I/O		
P00	TI000	Input	1	×
P01	TI010	Input	1	×
	TO00	Output	0	0
P02	SO11 ^{Note 1}	Output	0	0
P03	SI11 ^{Note 1}	Input	1	×
P04	SCK11 Note 1	Input	1	×
		Output	0	1
P05	SSI11 ^{Note 1}	Input	1	×
	TI001 ^{Note 1}	Input	1	×
P06	TI011Note 1	Input	1	×
	TO01 ^{Note 1}	Output	0	0
P10	SCK10	Input	1	×
		Output	0	1
	TxD0	Output	0	1
P11	SI10	Input	1	×
	RxD0	Input	1	×
P12	SO10	Output	0	0
P13	TxD6	Output	0	1
P14	RxD6	Input	1	×
P15	ТОН0	Output	0	0
P16	TOH1	Output	0	0
	INTP5	Input	1	×
P17	TI50	Input	1	×
	TO50	Output	0	0
P30 to P32	INTP1 to INTP3	Input	1	×
P33	INTP4	Input	1	×
	TI51	Input	1	×
	TO51	Output	0	0
P40 to P47	AD0 to AD7	I/O	× ^{No}	ite 2
P50 to P57	A8 to A15	Output	× ^{No}	ite 2
P64	RD	Output	× ^{No}	ite 2
P65	WR	Output	× ^{No}	ite 2
P66	WAIT	Input	1 Note 2	×Note 2
P67	ASTB	Output	× ^{Nc}	ite 2

Notes 1. SO11, SI11, $\overline{\text{SCK11}}$, $\overline{\text{SSI11}}$, TI001, TI011, and TO01 are available only in the μ PD780146, 780148, and 78F0148.

★ 2. When using the alternate functions of the P40 to P47, P50 to P57, and P64 to P67 pins, select the function by using the memory expansion mode register (MEM).

Remark x: Don't care

PMxx: Port mode register Pxx: Port output latch

Table 4-5. Settings of Port Mode Register and Output Latch When Using Alternate Function (2/2)

Pin Name	Alternate Function		PM××	Pxx
	Function Name	I/O		
P70 to P77	KR0 to KR7	Input	1	×
P120	INTP0	Input	1	×
P140	PCL	Output	0	0
	INTP6	Input	1	×
P141	BUZ	Output	0	0
	BUSY0	Input	1	×
	INTP7	Input	1	×
P142	SCKA0	Input	1	×
		Output	0	1
P143	SIA0	Input	1	×
P144	SOA0	Output	0	0
P145	STB0	Output	0	0

Remark x: Don't care

PMxx: Port mode register Pxx: Port output latch

★ (2) Port registers (P0 to P7, P12 to P14)

These registers write the data that is output from the chip when data is output from a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the value of the output latch is read.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears these registers to 00H (but P2 is undefined).

Figure 4-27. Format of Port Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	0	P06	P05	P04	P03	P02	P01	1 P00	FF00H	00H (output latch)	R/W
'							•	"	_		
	7	6	5	4	3	2	1	0	-		
P1	P17	P16	P15	P14	P13	P12	P11	l P10	FF01H	00H (output latch)	R/W
	7	0	_	4	0	0		0			
P2	7	6	5	4	3	2	1	0	1	l la dafia a d	Б
F2	P27	P26	P25	P24	P23	P22	P21	1 P20	FF02H	Undefined	R
	7	6	5	4	3	2	1	0	_		
P3	0	0	0	0	P33	P32	P31	1 P30	FF03H	00H (output latch)	R/W
I	7	6	5	4	3	2	1	0	1		
P4	P47	P46	P45	P44	P43	P42	P41	1 P40	FF04H	00H (output latch)	R/W
	7	6	5	4	3	2	1	0			
P5	P57	P56	P55	P54	P53	P52	P51		FF05H	00H (output latch)	R/W
1			L	ı		I		<u> </u>	J		
	7	6	5	4	3	2	1	0	-		
P6	P67	P66	P65	P64	P63	P62	P61	1 P60	FF06H	00H (output latch)	R/W
	7	0	_	4	0	0	4	0			
P7	7	6	5	4 D74	3	2	1	0]	0011 (D 444
Ρ/	P77	P76	P75	P74	P73	P72	P71	1 P70	FF07H	00H (output latch)	R/W
	7	6	5	4	3	2	1	0			
P12	0	0	0	0	0	0	0	P120	FF0CH	00H (output latch)	R/W
								·	_		
	7	6	5	4	3	2	1	0	7		
P13	0	0	0	0	0	0	0	P130	FF0DH	00H (output latch)	R/W
	7	6	5	4	3	2	1	0			
P14	0	0	P145	P144	P143	P142	P14		FF0EH	00H (output latch)	R/W
1			1 140	1 177	1 140	1 172		1 140]	oor (output lateri)	10,77
	Pmn					m - 0 to 7	12 to	14; n = 0 to 7			
	Filli		Output de	uto control			, 12 10		ıt doto rood	(in input mode)	
		0.45		na control	(in output i	noue)	<u> </u>			(in input mode)	
	0	Output						nput low level			
	1	1 Output 1 Input high level									

(3) Pull-up resistor option registers (PU0, PU1, PU3 to PU7, PU12, and PU14)

These registers specify whether the on-chip pull-up resistors of P00 to P06, P10 to P17, P30 to P33, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P120, or P140 to P145 are to be used or not. On-chip pull-up resistors can be used in 1-bit units only for the bits set to input mode of the pins to which the use of an on-chip pull-up resistor has been specified. On-chip pull-up resistors cannot be connected for bits set to output mode and bits used as alternate-function output pins, regardless of the settings of PU0, PU1, PU3 to PU7, PU12, and PU14.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears these registers to 00H.

PU14

0

0

PU145

Caution Use of a pull-up resistor can be specified for P60 to P63 pins by a mask option only in the mask ROM versions.

Figure 4-28. Format of Pull-up Resistor Option Register

Symbol 6 5 4 3 2 0 Address After reset R/W 1 PU0 0 PU06 PU05 PU04 PU03 PU02 PU01 PU00 FF30H 00H R/W 7 6 5 4 3 2 1 0 PU1 PU17 PU13 PU16 PU15 PU14 PU12 PU11 PU10 FF31H 00H R/W 6 5 4 3 2 1 0 PU3 0 0 0 0 PU33 PU32 PU31 PU₃₀ FF33H 00H R/W 7 6 5 4 3 2 1 0 PU47 PU41 PU4 PU46 PU45 PU44 PU43 PU42 PU40 FF34H 00H R/W 6 5 4 3 2 1 0 PU₅ PU57 PU56 PU55 PU54 PU53 PU52 PU51 PU50 FF35H 00H R/W 7 6 5 4 0 3 2 1 PU₆ PU67 PU66 PU65 PU64 0 0 FF36H R/W 0 0 00H 5 3 2 1 PU77 PU76 PU75 PU74 PU73 PU72 PU71 PU70 PU7 FF37H 00H R/W 6 5 4 3 2 0 1 PU12 0 0 0 0 0 PU120 FF3CH 00H 0 R/W 6 5 4 3 2 1 0

PUmn Pmn pin on-chip pull-up resistor selection
(m = 0, 1, 3 to 7, 12, 14; n = 0 to 7)

On-chip pull-up resistor not connected

On-chip pull-up resistor connected

PU141

PU140

FF3EH

00H

PU142

PU143

PU144

R/W

4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

Caution In the case of a 1-bit memory manipulation instruction, although a single bit is manipulated, the port is accessed as an 8-bit unit. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined, even for bits other than the manipulated bit.

4.4.1 Writing to I/O port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared by reset.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change.

Once data is written to the output latch, it is retained until data is written to the output latch again.

4.4.2 Reading from I/O port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

4.4.3 Operations on I/O port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

★ The data of the output latch is cleared by reset.

(2) Input mode

★ The pin level is read and an operation is performed on its contents. The result of the operation is written to the output latch, but since the output buffer is off, the pin status does not change.

CHAPTER 5 EXTERNAL BUS INTERFACE

5.1 External Bus Interface

The external bus interface connects external devices to areas other than the internal ROM, RAM, and SFR areas. Connection of external devices uses ports 4 to 6. Ports 4 to 6 control address/data, read/write strobe, wait, address strobe, etc.

The external bus interface is usable only when the X1 clock is selected as the CPU clock.

★ Caution The external bus interface function cannot be used in (A1) grade products and (A2) grade products.

Table 5-1. Pin Functions in External Memory Expansion Mode

Pin Function	on When External Device Is Connected	Alternate Function
Name	Function	
AD0 to AD7	Multiplexed address/data bus	P40 to P47
A8 to A15	Address bus	P50 to P57
RD	Read strobe signal	P64
WR	Write strobe signal	P65
WAIT	Wait signal	P66
ASTB	Address strobe signal	P67

Table 5-2. State of Ports 4 to 6 Pins in External Memory Expansion Mode

External Port	Port 4				Po	rt 5							Po	rt 6			
Expansion Mode	0 to 7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
Single-chip mode	Port	Por	t							Port							
256-byte expansion mode	Address/data	Por	t							Port				RD,	WR, V	VAIT,	ASTB
4 KB expansion mode	Address/data	Add	lress			Port				Port				RD,	WR, V	VAIT,	ASTB
16 KB expansion mode	Address/data	Add	lress					Port		Port				RD,	WR, V	VAIT,	ASTB
Full-address mode	Address/data	Add	lress							Port				RD,	WR, V	VAIT,	ASTB

Caution When the external wait function is not used, the WAIT pin can be used as a port in all modes.

The memory maps when the external bus interface is used are as follows.

Figure 5-1. Memory Map When Using External Bus Interface (1/2)

- (a) Memory map of μ PD780143 and of μ PD78F0148 when internal ROM (flash memory) size is 24 KB
- (b) Memory map of μ PD780144 and of μ PD78F0148 when internal ROM (flash memory) size is 32 KB





Figure 5-1. Memory Map When Using External Bus Interface (2/2)

(c) Memory map of μ PD780146 and of μ PD78F0148 when internal ROM (flash memory) size is 48 KB

(d) Memory map of μ PD780148 and of μ PD78F0148 when internal ROM (flash memory) size is 60 KB



5.2 Registers Controlling External Bus Interface

The external bus interface is controlled by the following two registers.

- Memory expansion mode register (MEM)
- Memory expansion wait setting register (MM)

(1) Memory expansion mode register (MEM)

MEM sets the external expansion area.

MEM is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears MEM to 00H.

Figure 5-2. Format of Memory Expansion Mode Register (MEM)

Address:	FF47H A	fter reset: 00	OH R/W					
Symbol	7	6	5	4	3	2	1	0
MEM	0	0	0	0	0	MM2	MM1	MM0

MM2	MM1	MM0	_	p/memory		to P47, P50	-	to P67 pin	state
			expansion m	ode selection	P40 to P47	P50 to P53	P54, P55	P56, P57	P64 to P67
0	0	0	Single-chip	mode	Port mode				
0	1	1	Memory expansion	256-byte mode	AD0 to AD7	Port mode			$P64 = \overline{RD}$ $P65 = \overline{WR}$
1	0	0	mode ^{Note}	4 KB mode		A8 to A11	Port mode		P66 = WAIT P67 = ASTB
1	0	1		16 KB mode			A12, A13	Port mode	
1	1	1		Full-address mode				A14, A15	
Ot	her than abo	ove	Setting pro	hibited					

★ Note When the CPU accesses the external memory expansion area, the lower bits of the address to be accessed are output to the specified pins (except in the full-address mode).

Figure 5-3. Pins Specified for Address (with μ PD780143)

External	Address						ſ	Pins S	pecifie	d for A	ddres	S					
Expansion Mode	Accessed by CPU	A15	A14	A13	A12	A11	A10	A9	A8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
256-byte	6000H	(0)	(1)	(1)	(0)	(0)	(0)	(0)	(0)	0	0	0	0	0	0	0	0
expansion mode	6001H	(0)	(1)	(1)	(0)	(0)	(0)	(0)	(0)	0	0	0	0	0	0	0	1
mode	6055H	(0)	(1)	(1)	(0)	(0)	(0)	(0)	(0)	0	1	0	1	0	1	0	1
	60FEH	(0)	(1)	(1)	(0)	(0)	(0)	(0)	(0)	1	1	1	1	1	1	1	0
	60FFH	(0)	(1)	(1)	(0)	(0)	(0)	(0)	(0)	1	1	1	1	1	1	1	1
4 KB	6000H	(0)	(1)	(1)	(0)	0	0	0	0	0	0	0	0	0	0	0	0
expansion mode	6001H	(0)	(1)	(1)	(0)	0	0	0	0	0	0	0	0	0	0	0	1
mode	6100H	(0)	(1)	(1)	(0)	0	0	0	1	0	0	0	0	0	0	0	0
	6FFFH	(0)	(1)	(1)	(0)	1	1	1	1	1	1	1	1	1	1	1	1
16 KB	6000H	(0)	(1)	1	0	0	0	0	0	0	0	0	0	0	0	0	0
expansion mode	7000H	(0)	(1)	1	1	0	0	0	0	0	0	0	0	0	0	0	0
mode	8000H	(1)	(0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	9000H	(1)	(0)	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	9FFFH	(1)	(0)	0	1	1	1	1	1	1	1	1	1	1	1	1	1
Full-address	6000H	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
mode	6001H	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1
	F7FFH	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1

Remark The value in () is not actually output. This pin can be used as a port pin.

(2) Memory expansion wait setting register (MM)

MM sets the number of waits.

MM is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets MM to 10H.

Figure 5-4. Format of Memory Expansion Wait Setting Register (MM)

Address: FFF8H After reset: 10H R/W Symbol 7 6 5 4 3 2 1 0 0 0 PW1 PW0 0 0 0 0 MM

PW1	PW0	Wait control
0	0	No wait
0	1	Wait (one wait state inserted)
1	0	Setting prohibited
1	1	Wait control by external wait pin

Cautions 1. To control wait with external wait pin, be sure to set WAIT/P66 pin to input mode (set bit 6 (PM66) of port mode register 6 (PM6) to 1).

2. If the external wait pin is not used for wait control, the $\overline{\text{WAIT}}/\text{P66}$ pin can be used as an I/O port pin.

 \star

5.3 External Bus Interface Function Timing

Timing control signal output pins in the external memory expansion mode are as follows.

(1) RD pin (Alternate function: P64)

Read strobe signal output pin. The read strobe signal is output in data read and instruction fetch from external memory.

During internal memory read, the read strobe signal is not output (maintains high level).

(2) WR pin (Alternate function: P65)

Write strobe signal output pin. The write strobe signal is output in data write to external memory.

During internal memory write, the write strobe signal is not output (maintains high level).

(3) WAIT pin (Alternate function: P66)

External wait signal input pin.

When the external wait is not used, the $\overline{\text{WAIT}}$ pin can be used as an I/O port.

During internal memory access, the external wait signal is ignored.

(4) ASTB pin (Alternate function: P67)

Address strobe signal output pin. The address strobe signal is output regardless of data access and instruction fetch from external memory.

During internal memory access, the address strobe signal is output.


(5) AD0 to AD7, A8 to A15 pins (Alternate function: P40 to P47, P50 to P57)

Address/data signal output pins. Valid signal is output or input during data accesses and instruction fetches from external memory.


These signals change even during internal memory access (output values are undefined).

The timing charts are shown in Figures 5-5 to 5-8.

Figure 5-5. Instruction Fetch from External Memory



(b) Wait (PW1, PW0 = 0, 1) setting



(c) External wait (PW1, PW0 = 1, 1) setting






Figure 5-6. External Memory Read Timing



(b) Wait (PW1, PW0 = 0, 1) setting



(c) External wait (PW1, PW0 = 1, 1) setting






Figure 5-7. External Memory Write Timing



(b) Wait (PW1, PW0 = 0, 1) setting



(c) External wait (PW1, PW0 = 1, 1) setting







Figure 5-8. External Memory Read Modify Write Timing



(b) Wait (PW1, PW0 = 0, 1) setting



(c) External wait (PW1, PW0 = 1, 1) setting




* Remark The read-modify-write timing is that of an operation when a bit manipulation instruction is executed.

5.4 Example of Connection with Memory

 \star An example of connecting the μ PD780144 with external memory (in this example, SRAM) is shown in Figure 5-9. In addition, the external bus interface function is used in the full-address mode, and the addresses from 0000H to 7FFFH (32 KB) are allocated to internal ROM, and the addresses after 8000H to SRAM.





CHAPTER 6 CLOCK GENERATOR

6.1 Functions of Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware.

The following three system clock oscillators are available.

X1 oscillator

The X1 oscillator oscillates a clock of $f_{XP} = 2.0$ to 10.0 MHz. Oscillation can be stopped by executing the STOP instruction or setting the main OSC control register (MOC) and processor clock control register (PCC).

Ring-OSC oscillator

The Ring-OSC oscillator oscillates a clock of $f_R = 240$ kHz (TYP.). Oscillation can be stopped by setting the Ring-OSC mode register (RCM) when "Can be stopped by software" is set by a mask option and the X1 input clock is used as the CPU clock.

· Subsystem clock oscillator

The subsystem clock oscillator oscillates a clock of fxT = 32.768 kHz. Oscillation cannot be stopped. When subsystem clock oscillator is not used, setting not to use the on-chip feedback resistor is possible using the processor clock control register (PCC), and the operating current can be reduced in the STOP mode.

Remarks 1. fxp: X1 input clock oscillation frequency

2. fr: Ring-OSC clock oscillation frequency

3. fxT: Subsystem clock oscillation frequency

6.2 Configuration of Clock Generator


The clock generator consists of the following hardware.

Table 6-1. Configuration of Clock Generator

Item	Configuration
Control registers	Processor clock control register (PCC)
	Ring-OSC mode register (RCM)
	Main clock mode register (MCM)
	Main OSC control register (MOC)
	Oscillation stabilization time counter status register (OSTC)
	Oscillation stabilization time select register (OSTS)
Oscillator	X1 oscillator
	Ring-OSC oscillator
	Subsystem clock oscillator

*

Figure 6-1. Block Diagram of Clock Generator



6.3 Registers Controlling Clock Generator

The following six registers are used to control the clock generator.

- Processor clock control register (PCC)
- Ring-OSC mode register (RCM)
- Main clock mode register (MCM)
- Main OSC control register (MOC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)

(1) Processor clock control register (PCC)

The PCC register is used to select the CPU clock, the division ratio, main system clock oscillator operation/stop and whether to use the on-chip feedback resistor^{Note} of the subsystem clock oscillator.

The PCC is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears PCC to 00H.

* Note The feedback resistor is required to control the bias point of the oscillation waveform so that the bias point is in the middle of the power supply voltage.

When the subsystem clock is not used, the operating current in the STOP mode can be reduced by setting bit 6 (FRC) of PCC to 1 (see **Figure 6-11 Subsystem Clock Feedback Resistor**).

Figure 6-2. Format of Processor Clock Control Register (PCC)

Address: FFFBH After reset: 00H R/W^{Note 1} Symbol <7> <5> <4> 3 PCC PCC2 PCC1 PCC0 MCC **FRC** CLS CSS 0

MCC	Control of X1 oscillator operation ^{Note 2}	
0	Oscillation possible	
1	Oscillation stopped	

FRC	Subsystem clock feedback resistor selection
0	On-chip feedback resistor used
1	On-chip feedback resistor not used ^{Note 3}

CLS	CPU clock status
0	X1 input clock or Ring-OSC clock
1	Subsystem clock

CSSNote 4 PCC2 PCC1 PCC0 CPU clock (fcpu) selection MCM0 = 0MCM0 = 10 0 0 fx fR fxp fx/2 f_R/2 f_{XP}/2 0 1 $fx/2^2$ $f_R/2^2$ $f_{XP}/2^2$ $fx/2^3$ $f_R/2^3$ $f_{XP}/2^3$ 0 1 $fx/2^4$ $f_R/2^4$ 1 0 $f_{XP}/2^4$ 0 fxT/2 1 0 0 0 0 0 1 0 1 0 0 1 1 0 Other than above Setting prohibited

Notes 1. Bit 5 is read-only.

- 2. When the CPU is operating on the subsystem clock, MCC should be used to stop the X1 oscillator operation. When the CPU is operating on the Ring-OSC clock, use bit 7 (MSTOP) of the main OSC control register (MOC) to stop the X1 oscillator operation (this cannot be set by MCC). A STOP instruction should not be used.
- 3. This bit can be set to 1 only when the subsystem clock is not used.
- **4.** Be sure to switch CSS from 1 to 0 when bits 1 (MCS) and 0 (MCM0) of the main clock mode register (MCM) are 1.

Caution Be sure to clear bit 3 to 0.

*

Remarks 1. MCM0: Bit 0 of main clock mode register (MCM)

- 2. fx: Main system clock oscillation frequency (X1 input clock oscillation frequency or Ring-OSC clock oscillation frequency)
- **3.** fr: Ring-OSC clock oscillation frequency
- 4. fxp: X1 input clock oscillation frequency
- 5. fxT: Subsystem clock oscillation frequency

The fastest instruction can be executed in 2 clocks of the CPU clock in the 78K0/KF1. Therefore, the relationship between the CPU clock (fcpu) and minimum instruction execution time is as shown in the Table 6-2.

Table 6-2. Relationship Between CPU Clock and Minimum Instruction Execution Time

CPU Clock (fcpu)	Minimum Instruction Execution Time: 2/fcpu							
	X1 Input Clock ^{Note} (at 10 MHz Operation)	Ring-OSC Clock ^{Note} (at 240 kHz (TYP.) Operation)	Subsystem Clock (at 32.768 kHz Operation)					
fx	0.2 μs	8.3 μs (TYP.)	_					
fx/2	0.4 μs	16.6 μs (TYP.)	_					
fx/2 ²	0.8 μs	33.2 μs (TYP.)	_					
fx/2 ³	1.6 <i>μ</i> s	66.4 μs (TYP.)	-					
fx/2 ⁴	3.2 µs	132.8 μs (TYP.)	_					
fxт/2	_	-	122.1 <i>μ</i> s					

Note The main clock mode register (MCM) is used to set the CPU clock (X1 input clock/Ring-OSC clock) (see Figure 6-4).

(2) Ring-OSC mode register (RCM)

This register sets the operation mode of Ring-OSC.

This register is valid when "Can be stopped by software" is set for Ring-OSC by a mask option, and the X1 input clock or subsystem clock is selected as the CPU clock. If "Cannot be stopped" is selected for Ring-OSC by a mask option, settings for this register are invalid.

RCM can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 6-3. Format of Ring-OSC Mode Register (RCM)

Address: FF	A0H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	<0>
RCM	0	0	0	0	0	0	0	RSTOP

RSTOP	Ring-OSC oscillating/stopped
0	Ring-OSC oscillating
1	Ring-OSC stopped

Caution Make sure that the bit 1 (MCS) of the main clock mode register (MCM) is 1 before setting RSTOP.

(3) Main clock mode register (MCM)

This register sets the CPU clock (X1 input clock/Ring-OSC clock).

MCM can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 6-4. Format of Main Clock Mode Register (MCM)

Address: FFA1H After reset: 00H		R/W ^{Note}						
Symbol	7	6	5	4	3	2	<1>	<0>
MCM	0	0	0	0	0	0	MCS	МСМ0

MCS	CPU clock status					
0	Operates with Ring-OSC clock					
1	Operates with X1 input clock					

МСМ0	Selection of clock supplied to CPU					
0	Ring-OSC clock					
1	X1 input clock					

Note Bit 1 is read-only.

Cautions 1. When Ring-OSC clock is selected as the clock to be supplied to the CPU, the divided clock of the Ring-OSC oscillator output (fx) is supplied to the peripheral hardware (fx = 240 kHz (TYP.)).

Operation of the peripheral hardware with Ring-OSC clock cannot be guaranteed. Therefore, when Ring-OSC clock is selected as the clock supplied to the CPU, do not use peripheral hardware. In addition, stop the peripheral hardware before switching the clock supplied to the CPU from the X1 input clock to the Ring-OSC clock. Note, however, that the following peripheral hardware can be used when the CPU operates on the Ring-OSC clock.

- Watchdog timer
- Clock monitor
- 8-bit timer H1 when fr/27 is selected as count clock
- Peripheral hardware selecting external clock as the clock source (Except when external count clock of TM0n (n = 0, 1) is selected (Tl00n valid edge))
- 2. Set MCS = 1 and MCM0 = 1 before switching subsystem clock operation to X1 input clock operation (bit 4 (CSS) of the processor clock control register (PCC) is changed from 1 to 0).

(4) Main OSC control register (MOC)

This register selects the operation mode of the X1 input clock.

This register is used to stop the X1 oscillator operation when the CPU is operating with the Ring-OSC clock.

Therefore, this register is valid only when the CPU is operating with the Ring-OSC clock.


MOC can be set by a 1-bit or 8-bit memory manipulation instruction.

X1 oscillator stopped

RESET input clears this register to 00H.

1

Figure 6-5. Format of Main OSC Control Register (MOC)



- Cautions 1. Make sure that bit 1 (MCS) of the main clock mode register (MCM) is 0 before setting MSTOP.
 - 2. To stop X1 oscillation when the CPU is operating on the subsystem clock, set bit 7 (MCC) of the processor clock control register (PCC) to 1 (setting by MSTOP is not possible).

(5) Oscillation stabilization time counter status register (OSTC)

This is the status register of the X1 input clock oscillation stabilization time counter. If the Ring-OSC clock is used as the CPU clock, the X1 input clock oscillation stabilization time can be checked.

OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.

★ When reset is released (reset by RESET input, POC, LVI, clock monitor, and WDT), the STOP instruction, MSTOP = 1, and MCC = 1 clear OSTC to 00H.

Figure 6-6. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Address: Fl	FA3H After	reset: 00H	R					
Symbol	7	6	5	4	3	2	1	0
OSTC	0	0	0	MOST11	MOST13	MOST14	MOST15	MOST16


MOST11	MOST13	MOST14	MOST15	MOST16	Oscillation stabilization time status
1	0	0	0	0	2 ¹¹ /f _{XP} min. (204.8 μs min.)
1	1	0	0	0	2 ¹³ /f _{XP} min. (819.2 μs min.)
1	1	1	0	0	2 ¹⁴ /f _{XP} min. (1.64 ms min.)
1	1	1	1	0 2 ¹⁵ /fxp min. (3.27 ms min.)	
1	1	1	1	1	2 ¹⁶ /f _{XP} min. (6.55 ms min.)

Cautions 1. After the above time has elapsed, the bits are set to 1 in order from MOST11 and remain 1.

- 2. If the STOP mode is entered and then released while the Ring-OSC clock is being used as the CPU clock, set the oscillation stabilization time as follows.
 - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

The X1 oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

 The wait time when STOP mode is released does not include the time after STOP mode release until clock oscillation starts ("a" below) regardless of whether STOP mode is released by RESET input or interrupt generation.



- Remarks 1. Values in parentheses are reference values for operation with fxp = 10 MHz.
 - 2. fxp: X1 input clock oscillation frequency

(6) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 oscillation stabilization wait time when STOP mode is released.

The wait time set by OSTS is valid only after STOP mode is released with the X1 input clock selected as CPU clock. After STOP mode is released with Ring-OSC selected as CPU clock, the oscillation stabilization time must be confirmed by OSTC.

OSTS can be set by an 8-bit memory manipulation instruction.

RESET input sets OSTS to 05H.

Figure 6-7. Format of Oscillation Stabilization Time Select Register (OSTS)


Address: FFA4H After reset: 05H			R/W					
Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0

OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection
0	0	1	2 ¹¹ /fx _P (204.8 μs)
0	1	0	2 ¹³ /fx _P (819.2 μs)
0	1	1	2 ¹⁴ /f _{XP} (1.64 ms)
1	0	0	2 ¹⁵ /f _{XP} (3.27 ms)
1	0	1	2 ¹⁶ /f _{XP} (6.55 ms)
0	ther than abo	ve	Setting prohibited

- Cautions 1. If the STOP mode is entered and then released while the Ring-OSC clock is being used as the CPU clock, set the oscillation stabilization time as follows.
 - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

The X1 oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

2. The wait time when STOP mode is released does not include the time after STOP mode release until clock oscillation starts ("a" below) regardless of whether STOP mode is released by RESET input or interrupt generation.



Remarks 1. Values in parentheses are reference values for operation with $f_{XP} = 10 \text{ MHz}$.

2. fxp: X1 input clock oscillation frequency

6.4 System Clock Oscillator

6.4.1 X1 oscillator

The X1 oscillator oscillates with a crystal resonator or ceramic resonator (Standard: 8.38 MHz, 10 MHz when REGC pin is connected directly to VDD) connected to the X1 and X2 pins.

An external clock can be input to the X1 oscillator when the REGC pin is connected directly to V_{DD}. In this case, input the clock signal to the X1 pin and input the inverse signal to the X2 pin.

Figure 6-8 shows examples of the external circuit of the X1 oscillator.

Figure 6-8. Examples of External Circuit of X1 Oscillator


6.4.2 Subsystem clock oscillator

The subsystem clock oscillator oscillates with a crystal resonator (Standard: 32.768 kHz) connected to the XT1 and XT2 pins.

External clocks can be input to the subsystem clock oscillator when the REGC pin is connected directly to VDD. In this case, input the clock signal to the XT1 pin and the inverse signal to the XT2 pin.

Figure 6-9 shows examples of external circuit of the subsystem clock oscillator.

Figure 6-9. Examples of External Circuit of Subsystem Clock Oscillator




Cautions are listed on the next page.

- Cautions 1. When using the X1 oscillator and subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the Figure 6-10 to avoid an adverse effect from wiring capacitance.
 - · Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.

Note that the subsystem clock oscillator is designed as a low-amplitude circuit for reducing power consumption.

Figure 6-10 shows examples of incorrect resonator connection.

Figure 6-10. Examples of Incorrect Resonator Connection (1/2)




Remark When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.


151

Figure 6-10. Examples of Incorrect Resonator Connection (2/2)

- (c) Wiring near high alternating current
 - Vss X1 X2
- (d) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)



(e) Signals are fetched



Remark When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.

Cautions 2. When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with XT1, resulting in malfunctioning.

6.4.3 When subsystem clock is not used


If it is not necessary to use the subsystem clock for low power consumption operations and watch operations, connect the XT1 and XT2 pins as follows.

★ XT1: Connect directly to EVDD or VDD

XT2: Leave open

In this state, however, some current may leak via the on-chip feedback resistor of the subsystem clock oscillator when the X1 input clock and Ring-OSC clock stop. To minimize leakage current, the above on-chip feedback resistor can be set not to be used via bit 6 (FRC) of the processor clock control register (PCC). In this case also, connect the XT1 and XT2 pins as described above.

Figure 6-11. Subsystem Clock Feedback Resistor



* Remark The feedback resistor is required to control the bias point of the oscillation waveform so that the bias point is in the middle of the power supply voltage.

6.4.4 Ring-OSC oscillator

Ring-OSC oscillator is incorporated in the 78K0/KF1.

"Can be stopped by software" or "Cannot be stopped" can be selected by a mask option. The Ring-OSC clock always oscillates after RESET release (240 kHz (TYP.)).

6.4.5 Prescaler

The prescaler generates various clocks by dividing the X1 oscillator output when the X1 input clock is selected as the clock to be supplied to the CPU.

Caution When the Ring-OSC clock is selected as the clock supplied to the CPU, the prescaler generates various clocks by dividing the Ring-OSC oscillator output (fx = 240 kHz (TYP.)).

6.5 Clock Generator Operation

The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode.

- X1 input clock fxp
- Ring-OSC clock fR
- Subsystem clock fxT
- CPU clock fcpu
- · Clock to peripheral hardware

The CPU starts operation when the on-chip Ring-OSC oscillator starts outputting after reset release in the 78K0/KF1, thus enabling the following.

(1) Enhancement of security function

When the X1 input clock is set as the CPU clock by the default setting, the device cannot operate if the X1 input clock is damaged or badly connected and therefore does not operate after reset is released. However, the start clock of the CPU is the on-chip Ring-OSC clock, so the device can be started by the Ring-OSC clock after reset release by the clock monitor (detection of X1 input clock stop). Consequently, the system can be safely shut down by performing a minimum operation, such as acknowledging a reset source by software or performing safety processing when there is a malfunction.

(2) Improvement of performance

Because the CPU can be started without waiting for the X1 input clock oscillation stabilization time, the total performance can be improved.

A timing diagram of the CPU default start using Ring-OSC is shown in Figure 6-12.




Figure 6-12. Timing Diagram of CPU Default Start Using Ring-OSC

Note Check using the oscillation stabilization time counter status register (OSTC).

- (a) When the RESET signal is generated, bit 0 of the main clock mode register (MCM) is cleared to 0 and the Ring-OSC clock is set as the CPU clock. However, a clock is supplied to the CPU after 17 clocks of the Ring-OSC clock have elapsed after RESET release (or clock supply to the CPU stops for 17 clocks). During the RESET period, oscillation of the X1 input clock and Ring-OSC clock is stopped.
- (b) After RESET release, the CPU clock can be switched from the Ring-OSC clock to the X1 input clock using bit 0 (MCM0) of the main clock mode register (MCM) after the X1 input clock oscillation stabilization time has elapsed. At this time, check the oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) before switching the CPU clock. The CPU clock status can be checked using bit 1 (MCS) of MCM.
- (c) Ring-OSC can be set to stopped/oscillating using the Ring-OSC mode register (RCM) when "Can be stopped by software" is selected for the Ring-OSC by a mask option, if the X1 input or subsystem clock is used as the CPU clock. Make sure that MCS is 1 at this time.
- (d) When Ring-OSC is used as the CPU clock, the X1 input clock can be set to stopped/oscillating using the main OSC control register (MOC). Make sure that MCS is 0 at this time. When the subsystem clock is used as the CPU clock, whether the X1 input clock stops or oscillates can be set by the processor clock control register (PCC). In addition, HALT mode can be used during operation with

the subsystem clock, but STOP mode cannot be used (subsystem clock oscillation cannot be stopped by the


STOP instruction).

(e) Select the X1 input clock oscillation stabilization time (2¹¹/fxp, 2¹³/fxp, 2¹⁴/fxp, 2¹⁵/fxp, 2¹⁶/fxp) using the oscillation stabilization time select register (OSTS) when releasing STOP mode while X1 input clock is being used as the CPU clock. In addition, when releasing STOP mode while RESET is released and Ring-OSC clock is being used as the CPU clock, check the X1 input clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC).

A status transition diagram of this product is shown in Figure 6-13, and the relationship between the operation clocks in each operation status and between the oscillation control flag and oscillation status of each clock are shown in Tables 6-3 and 6-4, respectively.

Figure 6-13. Status Transition Diagram (1/4)


(1) When "Ring-OSC can be stopped by software" is selected by mask option (when subsystem clock is not used)



- **Notes 1.** When shifting from status 3 to status 4, make sure that bit 1 (MCS) of the main clock mode register (MCM) is 1.
 - Before shifting from status 2 to status 3 after reset and STOP are released, check the X1 input clock oscillation stabilization time status using the oscillation stabilization time counter status register (OSTC).
 - 3. When shifting from status 2 to status 1, make sure that MCS is 0.
 - **4.** When "Ring-OSC can be stopped by software" is selected by a mask option, the watchdog timer stops operating in the HALT and STOP modes, regardless of the source clock of the watchdog timer. However, oscillation of Ring-OSC does not stop even in the HALT and STOP modes if RSTOP = 0.
 - 5. All reset sources (RESET input, POC, LVI, clock monitor, and WDT)

Figure 6-13. Status Transition Diagram (2/4)


(2) When "Ring-OSC can be stopped by software" is selected by mask option (when subsystem clock is used)



- **Notes 1.** When shifting from status 3 to status 4, make sure that bit 1 (MCS) of the main clock mode register (MCM) is 1.
 - 2. Before shifting from status 2 to status 3 after reset and STOP are released, check the X1 input clock oscillation stabilization time status using the oscillation stabilization time counter status register (OSTC).
 - 3. When shifting from status 2 to status 1, make sure that MCS is 0.
 - 4. When "Ring-OSC can be stopped by software" is selected by a mask option, the clock supply to the watchdog timer is stopped after the HALT or STOP instruction has been executed, regardless of the setting of bit 0 (RSTOP) of the Ring-OSC mode register (RCM) and bit 0 (MCM0) of the main clock mode register (MCM).
 - 5. The operation cannot be shifted between subsystem clock operation and Ring-OSC operation.
 - **6.** All reset sources (RESET input, POC, LVI, clock monitor, and WDT)

Figure 6-13. Status Transition Diagram (3/4)


(3) When "Ring-OSC cannot be stopped" is selected by mask option (when subsystem clock is not used)



- **Notes 1.** Before shifting from status 2 to status 3 after reset and STOP are released, check the X1 input clock oscillation stabilization time status using the oscillation stabilization time counter status register (OSTC).
 - 2. When shifting from status 2 to status 1, make sure that MCS is 0.
 - 3. The watchdog timer operates using Ring-OSC even in STOP mode if "Ring-OSC cannot be stopped" is selected by a mask option. Ring-OSC division can be selected as the count source of 8-bit timer H1 (TMH1), so clear the watchdog timer using the TMH1 interrupt request before watchdog timer overflow. If this processing is not performed, an internal reset signal is generated at watchdog timer overflow after STOP instruction execution.
 - 4. All reset sources (RESET input, POC, LVI, clock monitor, and WDT)

Figure 6-13. Status Transition Diagram (4/4)

(4) When "Ring-OSC cannot be stopped" is selected by mask option (when subsystem clock is used)



- **Notes 1.** Before shifting from status 2 to status 3 after reset and STOP are released, check the X1 input clock oscillation stabilization time status using the oscillation stabilization time counter status register (OSTC).
 - 2. When shifting from status 2 to status 1, make sure that MCS is 0.
 - 3. The watchdog timer operates using Ring-OSC even in STOP mode if "Ring-OSC cannot be stopped" is selected by a mask option. Ring-OSC division can be selected as the count source of 8-bit timer H1 (TMH1), so clear the watchdog timer using the TMH1 interrupt request before watchdog timer overflow. If this processing is not performed, an internal reset signal is generated at watchdog timer overflow after STOP instruction execution.
 - 4. The operation cannot be shifted between subsystem clock operation and Ring-OSC operation.
 - 5. All reset sources (RESET input, POC, LVI, clock monitor, and WDT)

Table 6-3. Relationship Between Operation Clocks in Each Operation Status

Status	X1 Os	cillator	Rin	J-OSC Oscillator		Subsystem	CPU Clock	Prescale	er Clock
Operation	MSTOP = 0	MSTOP = 1	Note 1	Note 2		Clock	After	Supplied to	Peripherals
Mode	MCC = 0	MCC = 1		RSTOP = 0	RSTOP = 1	Oscillator	Release	MCM0 = 0	MCM0 = 1
Reset	Stopped		Stopped			Oscillating	Ring-OSC	Stopped	
STOP			Oscillating	Oscillating Stopped			Note 3	Stopped	
HALT	Oscillating	Stopped					Note 4	Ring-OSC	X1

Notes 1. When "Cannot be stopped" is selected for Ring-OSC by a mask option.

- **2.** When "Can be stopped by software" is selected for Ring-OSC by a mask option.
- 3. Operates using the CPU clock at STOP instruction execution.
- **4.** Operates using the CPU clock at HALT instruction execution.

Caution The RSTOP setting is valid only when "Can be stopped by software" is set for Ring-OSC by a mask option.

Remark MSTOP: Bit 7 of the main OSC control register (MOC)

MCC: Bit 7 of the processor clock control register (PCC)

RSTOP: Bit 0 of the Ring-OSC mode register (RCM) MCM0: Bit 0 of the main clock mode register (MCM)

Table 6-4. Oscillation Control Flags and Clock Oscillation Status

		X1 Oscillator	Ring-OSC Oscillator				
MSTOP = 1 ^{Note}	RSTOP = 0	Stopped	Oscillating				
	RSTOP = 1	Setting prohibited					
MSTOP = 0 ^{Note}	RSTOP = 0	Oscillating	Oscillating				
	RSTOP = 1		Stopped				
MCC = 1 ^{Note}	RSTOP = 0	Stopped	Oscillating				
	RSTOP = 1		Stopped				
MCC = 0 ^{Note}	RSTOP = 0	Oscillating	Oscillating				
	RSTOP = 1		Stopped				

Note Setting X1 oscillator oscillating/stopped differs depending on the CPU clock used.

- When the Ring-OSC clock is used as the CPU clock: Set using the MSTOP bit
- When the subsystem clock is used as the CPU clock: Set using the MCC bit

Caution The RSTOP setting is valid only when "Can be stopped by software" is set for Ring-OSC by a mask option.

Remark MSTOP: Bit 7 of the main OSC control register (MOC)

MCC: Bit 7 of the processor clock control register (PCC)

RSTOP: Bit 0 of the Ring-OSC mode register (RCM)

6.6 Time Required to Switch Between Ring-OSC Clock and X1 Input Clock

Bit 0 (MCM0) of the main clock mode register (MCM) is used to switch between the Ring-OSC clock and X1 input clock.

In the actual switching operation, switching does not occur immediately after MCM0 rewrite; several instructions are executed using the pre-switch clock after switching MCM0 (see **Table 6-5**).

Bit 1 (MCS) of MCM is used to judge that operation is performed using either the Ring-OSC clock or X1 input clock. To stop the original clock after switching the clock, wait for the number of clocks shown in Table 6-5.

Table 6-5. Maximum Time Required to Switch Between Ring-OSC Clock and X1 Input Clock

PCC			Time Required for Switching		
PCC2	PCC1	PCC0	X1→Ring-OSC	Ring-OSC→X1	
0	0	0	fxp/fr + 1 clock	2 clocks	
0	0	1	fxp/2fr + 1 clock		
0	1	0	fxp/4fr + 1 clock		
0	1	1	fxp/8fr + 1 clock		
1	0	0	fxp/16fr + 1 clock		

Caution To calculate the maximum time, set $f_R = 120 \text{ kHz}$.

Remarks 1. PCC: Processor clock control register

2. fxp: X1 input clock oscillation frequency

3. fr.: Ring-OSC clock oscillation frequency

4. The maximum time is the number of clocks of the CPU clock before switching.

6.7 Time Required for CPU Clock Switchover

The CPU clock can be switched using bits 0 to 2 (PCC0 to PCC2) and bit 4 (CSS) of the processor clock control register (PCC).

The actual switchover operation is not performed immediately after rewriting to the PCC; operation continues on the pre-switchover clock for several instructions (see **Table 6-6**).

Whether the system is operating on the X1 input clock (or Ring-OSC clock) or the subsystem clock can be ascertained using bit 5 (CLS) of the PCC register.

Set Value Before Set Value After Switchover Switchover CSS PCC2 PCC1 PCC0 CSS 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 16 clocks 16 clocks 16 clocks 16 clocks fxp/fxt clocks (306 clocks) 0 0 1 8 clocks 8 clocks 8 clocks 8 clocks fxp/2fxt clocks (153 clocks) 4 clocks 4 clocks 0 1 0 4 clocks 4 clocks fxp/4fxt clocks (77 clocks) 0 1 1 2 clocks 2 clocks 2 clocks 2 clocks fxp/8fxt clocks (39 clocks) 1 0 0 1 clock 1 clock 1 clock 1 clock fxp/16fxt clocks (20 clocks) 1 clock 1 clock 1 clock 1 clock 1 clock

Table 6-6. Maximum Time Required for CPU Clock Switchover

Remarks 1. The maximum time is the number of clocks of the CPU clock before switching.

2. Figures in parentheses apply to operation with $f_{XP} = 10$ MHz and $f_{XT} = 32.768$ kHz.


Caution Selection of the CPU clock cycle division factor (PCC0 to PCC2) and switchover from the X1 input clock to the subsystem clock (changing CSS from 0 to 1) should not be set simultaneously.

Simultaneous setting is possible, however, for selection of the CPU clock cycle division factor (PCC0 to PCC2) and switchover from the subsystem clock to the X1 input clock (changing CSS from 1 to 0).

6.8 Clock Switching Flowchart and Register Setting

6.8.1 Switching from Ring-OSC clock to X1 input clock


Figure 6-14. Switching from Ring-OSC Clock to X1 Input Clock (Flowchart)



Note Check the oscillation stabilization wait time of the X1 oscillator after reset release using the OSTC register and then switch to the X1 input clock operation after the oscillation stabilization wait time has elapsed. The OSTS register setting is valid only after STOP mode is released by interrupt during X1 input clock operation.

6.8.2 Switching from X1 input clock to Ring-OSC clock


Figure 6-15. Switching from X1 Input Clock to Ring-OSC Clock (Flowchart)



Note Required only when "clock can be stopped by software" is selected for Ring-OSC by a mask option.

6.8.3 Switching from X1 input clock to subsystem clock


Figure 6-16. Switching from X1 Input Clock to Subsystem Clock (Flowchart)



Note Set CSS to 1 after confirming that oscillation of the subsystem clock is stabilized.

6.8.4 Switching from subsystem clock to X1 input clock

Figure 6-17. Switching from Subsystem Clock to X1 Input Clock (Flowchart)



6.8.5 Register settings

★ The table below shows the statuses of the setting flags and status flags when each mode is set.

Table 6-7. Clock and Register Setting

f cpu	Mode	Setting Flag					Status Flag	
		PCC R	egister	МСМ	мос	RCM	PCC	МСМ
				Register	Register	Register	Register	Register
		MCC	CSS	мсм0	MSTOP	RSTOP ^{Note 1}	CLS	MCS
X1 input clock ^{Note 2}	Ring-OSC oscillating	0	0	1	0	0	0	1
	Ring-OSC stopped	0	0	1	0	1	0	1
Ring-OSC clock	X1 oscillating	0	0	0	0	0	0	0
	X1 stopped	O ^{Note 3}	0	0	1	0	0	0
Subsystem clock ^{Note 4}	X1 oscillating, Ring-OSC oscillating	0	1	1 Note 5	O ^{Note 6}	0	1	1
	X1 stopped, Ring-OSC oscillating	1	1	1 Note 5	O ^{Note 6}	0	1	1
	X1 oscillating, Ring-OSC stopped	0	1	1 Note 5	O ^{Note 6}	1	1	1
	X1 stopped, Ring-OSC stopped	1	1	1 Note 5	O ^{Note 6}	1	1	1

Notes 1. Valid only when "clock can be stopped by software" is selected for Ring-OSC by a mask option.

- 2. Do not set MCC = 1 or MSTOP = 1 during X1 input clock operation (even if MCC = 1 or MSTOP = 1 is set, the X1 oscillation does not stop).
- 3. Do not set MCC = 1 during Ring-OSC operation (even if MCC = 1 is set, the X1 oscillation does not stop). To stop X1 oscillation during Ring-OSC operation, use MSTOP.
- **4.** Shifting to subsystem clock operation mode must be performed from the X1 input clock operation mode. From subsystem clock operation mode, only X1 input clock operation mode can be shifted to.
- **5.** Do not set MCM0 = 0 (shifting to Ring-OSC) during subsystem clock operation.
- **6.** Do not set MSTOP = 1 during subsystem clock operation (even if MSTOP = 1 is set, X1 oscillation does not stop). To stop X1 oscillation during subsystem clock operation, use MCC.

CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 AND 01

The μ PD780143 and 780144 incorporate 16-bit timer/event counter 00, and the μ PD780146, 780148, and 78F0148 incorporate 16-bit timer/event counters 00 and 01.

7.1 Functions of 16-Bit Timer/Event Counters 00 and 01

16-bit timer/event counters 00 and 01^{Note} have the following functions.

- Interval timer
- PPG output
- Pulse width measurement
- · External event counter
- Square-wave output
- · One-shot pulse output

(1) Interval timer

16-bit timer/event counters 00 and 01 generate an interrupt request at the preset time interval.

(2) PPG output

16-bit timer/event counters 00 and 01 can output a rectangular wave whose frequency and output pulse width can be set freely.

(3) Pulse width measurement

16-bit timer/event counters 00 and 01 can measure the pulse width of an externally input signal.

(4) External event counter

16-bit timer/event counters 00 and 01 can measure the number of pulses of an externally input signal.

(5) Square-wave output

16-bit timer/event counters 00 and 01 can output a square wave with any selected frequency.

(6) One-shot pulse output

16-bit timer/event counters 00 and 01 can output a one-shot pulse whose output pulse width can be set freely.

Note Available only for the μ PD780146, 780148, and 78F0148.

7.2 Configuration of 16-Bit Timer/Event Counters 00 and 01

16-bit timer/event counters 00 and 01 consist of the following hardware.

Table 7-1. Configuration of 16-Bit Timer/Event Counters 00 and 01

Item	Configuration
Timer counter	16 bits (TM0n)
Register	16-bit timer capture/compare register: 16 bits (CR00n, CR01n)
Timer input	TI00n, TI01n
Timer output	TO0n, output controller
Control registers	16-bit timer mode control register 0n (TMC0n) 16-bit timer capture/compare control register 0n (CRC0n) 16-bit timer output control register 0n (TOC0n) Prescaler mode register 0n (PRM0n) Port mode register 0 (PM0) Port register 0 (P0)

Remark n = 0: μ PD780143, 780144

n = 0, 1: μ PD780146, 780148, 78F0148

Figures 7-1 and 7-2 show the block diagrams.

Figure 7-1. Block Diagram of 16-Bit Timer/Event Counter 00





Figure 7-2. Block Diagram of 16-Bit Timer/Event Counter 01 (µPD780146, 780148, and 78F0148 Only)




(1) 16-bit timer counter 0n (TM0n)

TM0n is a 16-bit read-only register that counts count pulses.

The counter is incremented in synchronization with the rising edge of the input clock.

Figure 7-3. Format of 16-Bit Timer Counter 0n (TM0n)



The count value is reset to 0000H in the following cases.

- <1> At RESET input
- <2> If TMC0n3 and TMC0n2 are cleared
- <3> If the valid edge of Tl00n is input in the mode in which clear & start occurs when inputting the valid edge of Tl00n
- <4> If TM0n and CR00n match in the mode in which clear & start occurs on a match of TM0n and CR00n
- <5> OSPT0n is set in one-shot pulse output mode


(2) 16-bit timer capture/compare register 00n (CR00n)

CR00n is a 16-bit register that has the functions of both a capture register and a compare register. Whether it is used as a capture register or as a compare register is set by bit 0 (CRC0n0) of capture/compare control register 0n (CRC0n).

CR00n can be set by a 16-bit memory manipulation instruction.

RESET input clears this register to 0000H.

Figure 7-4. Format of 16-Bit Timer Capture/Compare Register 00n (CR00n)



When CR00n is used as a compare register

The value set in CR00n is constantly compared with 16-bit timer counter 0n (TM0n) count value, and an interrupt request (INTTM00n) is generated if they match. The set value is held until CR00n is rewritten.

• When CR00n is used as a capture register

It is possible to select the valid edge of the TI00n pin or the TI01n pin as the capture trigger. The TI00n or TI01n pin valid edge is set using prescaler mode register 0n (PRM0n) (see **Table 7-2**).

171

Table 7-2. CR00n Capture Trigger and Valid Edges of Tl00n and Tl01n Pins

(1) Tl00n pin valid edge selected as capture trigger (CRC0n1 = 1, CRC0n0 = 1)

CR00n Capture Trigger	Tl00n Pin Valid Edge				
		ES0n1	ES0n0		
Falling edge	Rising edge	0	1		
Rising edge	Falling edge	0	0		
No capture operation	Both rising and falling edges	1	1		

(2) Tl01n pin valid edge selected as capture trigger (CRC0n1 = 0, CRC0n0 = 1)

CR00n Capture Trigger	TI01n Pin Valid Edge				
		ES1n1	ES1n0		
Falling edge	Falling edge	0	0		
Rising edge	Rising edge	0	1		
Both rising and falling edges	Both rising and falling edges	1	1		

Remarks 1. Setting ES0n1, ES0n0 = 1, 0 and ES1n1, ES1n0 = 1, 0 is prohibited.

2. ES0n1, ES0n0: Bits 5 and 4 of prescaler mode register 0n (PRM0n)

ES1n1, ES1n0: Bits 7 and 6 of prescaler mode register 0n (PRM0n)

CRC0n1, CRC0n0: Bits 1 and 0 of capture/compare control register 0n (CRC0n)

3. n = 0: μ PD780143, 780144

- Cautions 1. Set a value other than 0000H in CR00n in the mode in which clear & start occurs on a match of TM0n and CR00n. However, in the free-running mode and in the clear mode using the valid edge of Tl00n, if CR00n is cleared to 0000H, an interrupt request (INTTM00n) is generated when the value of CR00n changes from 0000H to 0001H following overflow (FFFFH).
 - When P01 or P06 is used as the valid edge input pin of Tl01n, it cannot be used as the timer output (TO0n). Moreover, when P01 or P06 is used as TO0n, it cannot be used as the valid edge input pin of Tl01n.
 - 3. When CR00n is used as a capture register, read data is undefined if the register read time and capture trigger input conflict (the capture data itself is the correct value).
 If count stop input and capture trigger input conflict, the captured data is undefined.
 - 4. Do not rewrite CR00n during TM0n operation.


(3) 16-bit timer capture/compare register 01n (CR01n)

CR01n is a 16-bit register that has the functions of both a capture register and a compare register. Whether it is used as a capture register or a compare register is set by bit 2 (CRC0n2) of capture/compare control register 0n (CRC0n).

CR01n can be set by a 16-bit memory manipulation instruction.

RESET input clears this register to 0000H.

Figure 7-5. Format of 16-Bit Timer Capture/Compare Register 01n (CR01n)



When CR01n is used as a compare register

The value set in the CR01n is constantly compared with 16-bit timer counter 0n (TM0n) count value, and an interrupt request (INTTM01n) is generated if they match. The set value is held until CR01n is rewritten.

• When CR01n is used as a capture register

It is possible to select the valid edge of the Tl00n pin as the capture trigger. The Tl00n valid edge is set by prescaler mode register 0n (PRM0n) (see **Table 7-3**).

Table 7-3. CR01n Capture Trigger and Valid Edge of Tl00n Pin (CRC0n2 = 1)

CR01n Capture Trigger	TI00n Pin Valid Edge				
		ES0n1	ES0n0		
Falling edge	Falling edge	0	0		
Rising edge	Rising edge	0	1		
Both rising and falling edges	Both rising and falling edges	1	1		

Remarks 1. Setting ES0n1, ES0n0 = 1, 0 is prohibited.

2. ES0n1, ES0n0: Bits 5 and 4 of prescaler mode register 0n (PRM0n) CRC0n2: Bit 2 of capture/compare control register 0n (CRC0n)

3. n = 0: $\mu PD780143, 780144$

- Cautions 1. If the CR01n register is cleared to 0000H, an interrupt request (INTTM01n) is generated after the TM0n register overflows, after the timer is cleared and started on a match between the TM0n register and the CR00n register, or after the timer is cleared by the valid edge of Tl00n or a one-shot trigger.
 - When CR01n is used as a capture register, read data is undefined if the register read time and capture trigger input conflict (the capture data itself is the correct value).
 - If count stop input and capture trigger input conflict, the captured data is undefined.
 - 3. CR01n can be rewritten during TM0n operation. For details, see Caution 2 in Figure 7-20.

7.3 Registers Controlling 16-Bit Timer/Event Counters 00 and 01

The following six registers are used to control 16-bit timer/event counters 00 and 01.

- 16-bit timer mode control register 0n (TMC0n)
- Capture/compare control register 0n (CRC0n)
- 16-bit timer output control register 0n (TOC0n)
- Prescaler mode register 0n (PRM0n)
- Port mode register 0 (PM0)
- ⋆ Port register 0 (P0)

(1) 16-bit timer mode control register 0n (TMC0n)

This register sets the 16-bit timer operating mode, 16-bit timer counter 0n (TM0n) clear mode, and output timing, and detects an overflow.

TMC0n can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears TMC0n to 00H.

Caution 16-bit timer counter 0n (TM0n) starts operation at the moment TMC0n2 and TMC0n3 are set to values other than 0, 0 (operation stop mode), respectively. Clear TMC0n2 and TMC0n3 to 0, 0 to stop the operation.

Remark n = 0: $\mu PD780143, 780144$

Figure 7-6. Format of 16-Bit Timer Mode Control Register 00 (TMC00)

Address	: FFBA	AH A	fter rese	et: 00H	R/W	/		
Symbol	7	6	5	4	3	2	1	<0>
TMC00	0	0	0	0	TMC003	TMC002	TMC001	OVF00

TMC003	TMC002	TMC001	Operating mode and clear mode selection	TO00 inversion timing selection	Interrupt request generation
0	0	0	Operation stop	No change	Not generated
0	0	1	(TM00 cleared to 0)		
0	1	0	Free-running mode	Match between TM00 and CR000 or match between TM00 and CR010	Generated on match between TM00 and CR000, or match between TM00 and CR010
0	1	1		Match between TM00 and CR000, match between TM00 and CR010 or Tl000 valid edge	
1	0	0	Clear & start occurs on Tl000	-	
1	0	1	valid edge		
1	1	0	Clear & start occurs on match between TM00 and CR000	Match between TM00 and CR000 or match between TM00 and CR010	
1	1	1		Match between TM00 and CR000, match between TM00 and CR010 or Tl000 valid edge	

OVF00	16-bit timer counter 00 (TM00) overflow detection
0	Overflow not detected
1	Overflow detected

Cautions 1. Timer operation must be stopped before writing to bits other than the OVF00 flag.

- 2. Set the valid edge of the TI000/P00 pin using prescaler mode register 00 (PRM00).
- 3. If any of the following modes is selected: the mode in which clear & start occurs on match between TM00 and CR000, the mode in which clear & start occurs at the Tl00 valid edge, or free-running mode, when the set value of CR000 is FFFFH and the TM00 value changes from FFFFH to 0000H, the OVF00 flag is set to 1.

Remarks 1. TO00: 16-bit timer/event counter 00 output pin

2. TI000: 16-bit timer/event counter 00 input pin

3. TM00: 16-bit timer counter 00

4. CR000: 16-bit timer capture/compare register 0005. CR010: 16-bit timer capture/compare register 010

175

Figure 7-7. Format of 16-Bit Timer Mode Control Register 01 (TMC01)

Address	: FFB6	H Af	ter rese	et: 00H	R/W	1		
Symbol	7	6	5	4	3	2	1	<0>
TMC01	0	0	0	0	TMC013	TMC012	TMC011	OVF01

*	TMC013	TMC012	TMC011	Operating mode and clear mode selection	TO01 inversion timing selection	Interrupt request generation
	0	0	0	Operation stop	No change	Not generated
	0	0	1	(TM01 cleared to 0)		
	0	1	0	Free-running mode	Match between TM01 and CR001 or match between TM01 and CR011	Generated on match between TM01 and CR001, or match between TM01 and CR011
	0	1	1		Match between TM01 and CR001, match between TM01 and CR011 or Tl001 valid edge	
	1	0	0	Clear & start occurs on Tl001	-	
	1	0	1	valid edge		
	1	1	0	Clear & start occurs on match between TM01 and CR001	Match between TM01 and CR001 or match between TM01 and CR011	
	1	1	1		Match between TM01 and CR001, match between TM01 and CR011 or Tl001 valid edge	

OVF01	16-bit timer counter 01 (TM01) overflow detection
0	Overflow not detected
1	Overflow detected

Cautions 1. Timer operation must be stopped before writing to bits other than the OVF01 flag.

- 2. Set the valid edge of the TI001/P05 pin using prescaler mode register 01 (PRM01).
- 3. If any of the following modes is selected: the mode in which clear & start occurs on match between TM01 and CR001, the mode in which clear & start occurs at the Tl01 valid edge, or free-running mode, when the set value of CR001 is FFFFH and the TM01 value changes from FFFFH to 0000H, the OVF01 flag is set to 1.

Remarks 1. TO01: 16-bit timer/event counter 01 output pin

2. Tl001: 16-bit timer/event counter 01 input pin

3. TM01: 16-bit timer counter 01

4. CR001: 16-bit timer capture/compare register 001 5. CR011: 16-bit timer capture/compare register 011

(2) Capture/compare control register 0n (CRC0n)

This register controls the operation of the 16-bit timer capture/compare registers (CR00n, CR01n).

CRC0n can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears CRC0n to 00H.

Remark n = 0: $\mu PD780143, 780144$

n = 0, 1: μ PD780146, 780148, 78F0148

Figure 7-8. Format of Capture/Compare Control Register 00 (CRC00)

Address: Fl	FBCH After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
CRC00	0	0	0	0	0	CRC002	CRC001	CRC000

	CRC002	CR010 operating mode selection	
	0	Operates as compare register	
1 Operates as capture register			

CRC001	CR000 capture trigger selection
0 Captures on valid edge of TI010	
1 Captures on valid edge of TI000 by reverse phase	

CRC000	CR000 operating mode selection	
0	0 Operates as compare register	
1	Operates as capture register	

Cautions 1. Timer operation must be stopped before setting CRC00.

- 2. When the mode in which clear & start occurs on a match between TM00 and CR000 is selected with 16-bit timer mode control register 00 (TMC00), CR000 should not be specified as a capture register.
- 3. The capture operation is not performed if both the rising and falling edges are specified as the valid edge of Tl000.
- 4. To ensure that the capture operation is performed properly, the capture trigger requires a pulse two cycles longer than the count clock selected by prescaler mode register 00 (PRM00).

Figure 7-9. Format of Capture/Compare Control Register 01 (CRC01)

Address: FF	B8H After	reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0	
CRC01	0	0	0	0	0	CRC012	CRC011	CRC010	

Ī	CRC012	CR011 operating mode selection	
	0	Operates as compare register	
Operates as capture register		Operates as capture register	

	CRC011	CR001 capture trigger selection
	0 Captures on valid edge of TI011	
Captures on valid edge of TI001 by reverse phase		Captures on valid edge of Tl001 by reverse phase

CRC010	CR001 operating mode selection	
0	Operates as compare register	
1 Operates as capture register		

Cautions 1. Timer operation must be stopped before setting CRC01.

- 2. When the mode in which clear & start occurs on a match between TM01 and CR001 is selected with 16-bit timer mode control register 01 (TMC01), CR001 should not be specified as a capture register.
- 3. The capture operation is not performed if both the rising and falling edges are specified as the valid edge of Tl001.
- 4. To ensure that the capture operation is performed properly, the capture trigger requires a pulse two cycles longer than the count clock selected by prescaler mode register 01 (PRM01).

(3) 16-bit timer output control register 0n (TOC0n)

This register controls the operation of 16-bit timer/event counter 0n output controller. It sets/resets the timer output F/F (LV0n), enables/disables output inversion and 16-bit timer/event counter 0n timer output, enables/disables the one-shot pulse output operation, and sets the one-shot pulse output trigger via software. TOC0n can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears TOC0n to 00H.

Remark n = 0: μ PD780143, 780144

Figure 7-10. Format of 16-Bit Timer Output Control Register 00 (TOC00)

Address: FFBDH After reset: 00H R/W Symbol <6> <5> <3> <2> 1 <0> TOC00 0 OSPT00 OSPE00 TOC004 LVS00 LVR00 TOC001 TOE00

OSPT00	One-shot pulse output trigger control via software	
0	No one-shot pulse trigger	
1	One-shot pulse trigger	

OSPE00	One-shot pulse output operation control	
0	Successive pulse output mode	
1	One-shot pulse output mode ^{Note}	

TOC004	Timer output F/F control using match of CR010 and TM00
0 Disables inversion operation	
1 Enables inversion operation	

LVS00	LVR00	Timer output F/F status setting
0	0	No change
0	1	Timer output F/F reset (0)
1	0	Timer output F/F set (1)
1	1	Setting prohibited

	TOC001	Timer output F/F control using match of CR000 and TM00
0 Disables inversion operation		Disables inversion operation
	1	Enables inversion operation

TOE00	Timer output control	
0	Disables output (output fixed to level 0)	
1	Enables output	

Note The one-shot pulse output mode operates correctly only in the free-running mode and the mode in which clear & start occurs at the Tl000 valid edge. In the mode in which clear & start occurs on a match between the TM00 register and CR000 register, one-shot pulse output is not possible because an overflow does not occur.

- Cautions 1. Timer operation must be stopped before setting other than TOC004.
- 2. If LVS00 and LVR00 are read, 0 is read.
 - 3. OSPT00 is automatically cleared after data is set, so 0 is read.
 - 4. Do not set OSPT00 to 1 other than in one-shot pulse output mode.
 - 5. A write interval of two cycles or more of the count clock selected by prescaler mode register 00 (PRM00) is required to write to OSPT00 successively.
 - 6. Do not set LVS00 to 1 before TOE00, and do not set LVS00 and TOE00 to 1 simultaneously.

Figure 7-11. Format of 16-Bit Timer Output Control Register 01 (TOC01)

R/W Address: FFB9H After reset: 00H Symbol <6> <5> 4 <3> <2> <0> TOC01 OSPT01 OSPE01 TOC014 LVS01 LVR01 TOC011 TOE01

Ī	OSPT01	One-shot pulse output trigger control via software	
	0	No one-shot pulse trigger	
1 One-shot pulse trigger		One-shot pulse trigger	

OSPE0	One-shot pulse output operation control
0 Successive pulse output mode	
1	One-shot pulse output mode ^{Note}

	TOC014	Timer output F/F control using match of CR011 and TM01	
0 Disables inversion operation		Disables inversion operation	
	1	Enables inversion operation	

LVS01	LVR01	Timer output F/F status setting
0	0	No change
0	1	Timer output F/F reset (0)
1	0	Timer output F/F set (1)
1	1	Setting prohibited

TOC011 Timer output F/F control using match of CR001 and TM01 0 Disables inversion operation		Timer output F/F control using match of CR001 and TM01
		Disables inversion operation
	1	Enables inversion operation

TOE01	Timer output control	
0	Disables output (output fixed to level 0)	
1	Enables output	

Note The one-shot pulse output mode operates correctly only in the free-running mode and the mode in which clear & start occurs at the Tl001 valid edge. In the mode in which clear & start occurs on a match between the TM01 register and CR001 register, one-shot pulse output is not possible because an overflow does not occur.

- Cautions 1. Timer operation must be stopped before setting other than TOC014.
- If LVS01 and LVR01 are read, 0 is read.
 - 3. OSPT01 is automatically cleared after data is set, so 0 is read.
 - 4. Do not set OSPT01 to 1 other than in one-shot pulse output mode.
- 5. A write interval of two cycles or more of the count clock selected by prescaler mode register 01 (PRM01) is required to write to OSPT01 successively.
- 6. Do not set LVS01 to 1 before TOE01, and do not set LVS01 and TOE01 to 1 simultaneously.

(4) Prescaler mode register 0n (PRM0n)

This register is used to set the 16-bit timer counter 0n (TM0n) count clock and Tl00n and Tl01n input valid edges. PRM0n can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears PRM0n to 00H.

Remark n = 0: μ PD780143, 780144

Figure 7-12. Format of Prescaler Mode Register 00 (PRM00)

Address: FFBBH After reset: 00H R/W 7 Symbol 5 4 3 2 1 0 PRM00 ES101 ES100 ES001 ES000 0 PRM001 PRM000

ES101	ES100	Tl010 valid edge selection			
0	0	Falling edge			
0	1	Rising edge			
1	0	Setting prohibited			
1	1	Both falling and rising edges			

ES001	ES000	TI000 valid edge selection			
0	0	Falling edge			
0	1	Rising edge			
1	0	Setting prohibited			
1	1	Both falling and rising edges			

PRM001	PRM000	Count clock selection			
0	0	fx (10 MHz)			
0	1	$fx/2^2$ (2.5 MHz)			
1	0	: _x /2 ⁸ (39.06 kHz)			
1	1	TI000 valid edge ^{Note}			

Note The external clock requires a pulse two cycles longer than internal clock (fx).

- * Cautions 1. When the Ring-OSC clock is selected as the clock to be supplied to the CPU, the clock of the Ring-OSC oscillator is divided and supplied as the count clock. If the count clock is the Ring-OSC clock, the operation of 16-bit timer/event counter 00 is not guaranteed. When an external clock is used and when the Ring-OSC clock is selected and supplied to the CPU, the operation of 16-bit timer/event counter 00 is not guaranteed, either, because the Ring-OSC clock is supplied as the sampling clock to eliminate noise.
 - 2. Always set data to PRM00 after stopping the timer operation.
 - 3. If the valid edge of Tl000 is to be set for the count clock, do not set the clear & start mode using the valid edge of Tl000 and the capture trigger.
 - 4. If the TI000 or TI010 pin is high level immediately after system reset, the rising edge is immediately detected after the rising edge or both the rising and falling edges are set as the valid edge(s) of the TI000 pin or TI010 pin to enable the operation of 16-bit timer counter 00 (TM00). Care is therefore required when pulling up the TI000 or TI010 pin. However, when reenabling operation after the operation has been stopped once, the rising edge is not detected.
 - 5. When P01 is used as the Tl010 valid edge, it cannot be used as the timer output (TO00), and when used as TO00, it cannot be used as the Tl010 valid edge.
 - Remarks 1. fx: X1 input clock oscillation frequency
 - 2. TI000, TI010: 16-bit timer/event counter 00 input pin
 - **3.** Figures in parentheses are for operation with fx = 10 MHz.

Figure 7-13. Format of Prescaler Mode Register 01 (PRM01)

Address: FFB7H After reset: 00H Symbol 7 5 4 3 2 1 0 PRM01 ES111 ES110 ES011 ES010 0 PRM011 PRM010

ES111	ES110	TI011 valid edge selection			
0	0	Falling edge			
0	1	Rising edge			
1	0	Setting prohibited			
1	1	Both falling and rising edges			

ES011	ES010	TI001 valid edge selection		
0	0	Falling edge		
0	1	Rising edge		
1	0	Setting prohibited		
1	1	Both falling and rising edges		

PRM011	PRM010	Count clock selection			
0	0	fx (10 MHz)			
0	1	fx/2 ⁴ (625 kHz)			
1	0	√2 ^s (156.25 kHz)			
1	1	TI001 valid edge ^{Note}			

Note The external clock requires a pulse two cycles longer than internal clock (fx).

- Cautions 1. When the Ring-OSC clock is selected as the clock to be supplied to the CPU, the clock of the Ring-OSC oscillator is divided and supplied as the count clock. If the count clock is the Ring-OSC clock, the operation of 16-bit timer/event counter 01 is not guaranteed. When an external clock is used and when the Ring-OSC clock is selected and supplied to the CPU, the operation of 16-bit timer/event counter 01 is not guaranteed, either, because the Ring-OSC clock is supplied as the sampling clock to eliminate noise.
 - 2. Always set data to PRM01 after stopping the timer operation.
 - 3. If the valid edge of Tl001 is to be set for the count clock, do not set the clear & start mode using the valid edge of Tl001 and the capture trigger.
 - 4. If the TI001 or TI011 pin is high level immediately after system reset, the rising edge is immediately detected after the rising edge or both the rising and falling edges are set as the valid edge(s) of the TI001 pin or TI011 pin to enable the operation of 16-bit timer counter 01 (TM01). Care is therefore required when pulling up the TI001 or TI011 pin. However, when reenabling operation after the operation has been stopped once, the rising edge is not detected.
 - 5. When P06 is used as the Tl011 valid edge, it cannot be used as the timer output (TO01), and when used as TO01, it cannot be used as the Tl011 valid edge.
 - Remarks 1. fx: X1 input clock oscillation frequency
 - 2. TI001, TI011: 16-bit timer/event counter 01 input pin
 - **3.** Figures in parentheses are for operation with fx = 10 MHz.

(5) Port mode register 0 (PM0)

This register sets port 0 input/output in 1-bit units.


When using the P01/T000/TI010 and P06/T001^{Note}/TI011^{Note} pins for timer output, clear PM01 and PM06 and the output latches of P01 and P06 to 0.

★ When using the P01/T000/Tl010 and P06/T001^{Note}/Tl011^{Note} pins for timer input, clear PM01 and PM06 to 0. At this time, the output latches of P01 and P06 may be 0 or 1.

PM0 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM0 to FFH.

Figure 7-14. Format of Port Mode Register 0 (PM0)



PM0n	P0n pin I/O mode selection (n = 0 to 6)	
0	Output mode (output buffer on)	
1	Input mode (output buffer off)	

Note Available only for the μ PD780146, 780148, and 78F0148.

7.4 Operation of 16-Bit Timer/Event Counters 00 and 01

7.4.1 Interval timer operation

Setting 16-bit timer mode control register 0n (TMC0n) and capture/compare control register 0n (CRC0n) as shown in Figure 7-15 allows operation as an interval timer.

Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC0n register (see Figure 7-15 for the set value).
- <2> Set any value to the CR00n register.
- <3> Set the count clock by using the PRM0n register.
- <4> Set the TMC0n register to start the operation (see Figure 7-15 for the set value).

Caution CR00n cannot be rewritten during TM0n operation.

Remark For how to enable the INTTM00n interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.

Interrupt requests are generated repeatedly using the count value preset in 16-bit timer capture/compare register 00n (CR00n) as the interval.

When the count value of 16-bit timer counter 0n (TM0n) matches the value set in CR00n, counting continues with the TM0n value cleared to 0 and the interrupt request signal (INTTM00n) is generated.

The count clock of 16-bit timer/event counter 0n can be selected with bits 0 and 1 (PRM0n0, PRM0n1) of prescaler mode register 0n (PRM0n).


Remark n = 0: μ PD780143, 780144

Figure 7-15. Control Register Settings for Interval Timer Operation


(a) 16-bit timer mode control register 0n (TMC0n)



(b) Capture/compare control register 0n (CRC0n)



(c) Prescaler mode register 0n (PRM0n)



Remarks 1. 0/1: Setting 0 or 1 allows another function to be used simultaneously with the interval timer. See the description of the respective control registers for details.


2. n = 0: μ PD780143, 780144 n = 0, 1: μ PD780146, 780148, 78F0148

16-bit timer capture/compare register 00n (CR00n) ► INTTM00n fx (fx)Note 1 Selector $fx/2^2 (fx/2^4)^{Note 1}$ Note 2 16-bit timer counter 0n OVF0n $fx/2^8 (fx/2^6)^{Note 1}$ (TM0n) Noise TI000/P00 ⊚ eliminator (TI001/P05)Note 1 Clear circuit

Figure 7-16. Interval Timer Configuration Diagram

- **Notes 1.** Frequencies and pin names without parentheses are for 16-bit timer/event counter 00, and those in parentheses are for 16-bit timer/event counter 01.
 - 2. OVF0n is set to 1 only when 16-bit timer capture/compare register 00n is set to FFFFH.

Figure 7-17. Timing of Interval Timer Operation



Remark Interval time = $(N + 1) \times t$

N = 0001H to FFFFH

n = 0: μ PD780143, 780144

fx

n = 0, 1: $\mu PD780146, 780148, 78F0148$

187

7.4.2 PPG output operations

Setting 16-bit timer mode control register 0n (TMC0n) and capture/compare control register 0n (CRC0n) as shown in Figure 7-18 allows operation as PPG (Programmable Pulse Generator) output.

★ Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC0n register (see Figure 7-18 for the set value).
- <2> Set any value to the CR00n register as the cycle.
- <3> Set any value to the CR01n register as the duty factor.
- <4> Set the TOC0n register (see Figure 7-18 for the set value).
- <5> Set the count clock by using the PRM0n register.
- <6> Set the TMC0n register to start the operation (see Figure 7-18 for the set value).

Caution To change the value of the duty factor (the value of the CR01n register) during operation, see Caution 2 in Figure 7-20 PPG Output Operation Timing.

- Remarks 1. For the setting of the TO0n pin, see 7.3 (5) Port mode register 0 (PM0).
 - 2. For how to enable the INTTM00n interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.

In the PPG output operation, rectangular waves are output from the TO0n pin with the pulse width and the cycle that correspond to the count values preset in 16-bit timer capture/compare register 01n (CR01n) and in 16-bit timer capture/compare register 00n (CR00n), respectively.


Remark n = 0: μ PD780143, 780144

Figure 7-18. Control Register Settings for PPG Output Operation


(a) 16-bit timer mode control register 0n (TMC0n)




(b) Capture/compare control register 0n (CRC0n)



(c) 16-bit timer output control register 0n (TOC0n)



(d) Prescaler mode register 0n (PRM0n)



- **★** Cautions 1. Values in the following range should be set in CR00n and CR01n: 0000H ≤ CR01n < CR00n ≤ FFFFH
 - 2. The cycle of the pulse generated through PPG output (CR00n setting value + 1) has a duty of (CR01n setting value + 1)/(CR00n setting value + 1).

Remark x: Don't care

n = 0: μ PD780143, 780144

16-bit timer capture/compare register 00n (CR00n) fx (fx)Note $fx/2^2 (fx/2^4)^{Note}$ Clear 16-bit timer counter 0n fx/28 (fx/26)Note circuit (TM0n) TI000/P00_© Noise Output controller (TI001/P05)Note eliminator TO00/TI010/P01 (TO01/TI011/P06) fx 16-bit timer capture/compare register 01n (CR01n)

Figure 7-19. Configuration Diagram of PPG Output

Note Frequencies and pin names without parentheses are for 16-bit timer/event counter 00, and those in parentheses are for 16-bit timer/event counter 01.




Figure 7-20. PPG Output Operation Timing

- Cautions 1. CR00n cannot be rewritten during TM0n operation.
 - 2. In the PPG output operation, change the pulse width (rewrite CR01n) during TM0n operation using the following procedure.
 - <1> Disable the timer output inversion operation by match of TM0n and CR01n (TOC0n4 = 0)
 - <2> Disable the INTTM01n interrupt (TMMK01n = 1)
 - <3> Rewrite CR01n
 - <4> Wait for 1 cycle of the TM0n count clock
 - <5> Enable the timer output inversion operation by match of TM0n and CR01n (TOC0n4 = 1)
 - <6> Clear the interrupt request flag of INTTM01n (TMIF01n = 0)
 - <7> Enable the INTTM01n interrupt (TMMK01n = 0)
- ★ Remarks 1. $0000H \le M < N \le FFFFH$
 - **2.** n = 0: μ PD780143, 780144, n = 0, 1: μ PD780146, 780148, 78F0148

7.4.3 Pulse width measurement operations

It is possible to measure the pulse width of the signals input to the TI00n pin and TI01n pin using 16-bit timer counter 0n (TM0n).

There are two measurement methods: measuring with TM0n used in free-running mode, and measuring by restarting the timer in synchronization with the edge of the signal input to the Tl00n pin.

When an interrupt occurs, read the valid value of the capture register, check the overflow flag, and then calculate the necessary pulse width. Clear the overflow flag after checking it.

The capture operation is not performed until the signal pulse width is sampled in the count clock cycle selected by prescaler mode register 0n (PRM0n) and the valid level of the Tl00n or Tl01n pin is detected twice, thus eliminating noise with a short pulse width.




Figure 7-21. CR01n Capture Operation with Rising Edge Specified

* Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC0n register (see Figures 7-22, 7-25, 7-27, and 7-29 for the set value).
- <2> Set the count clock by using the PRM0n register.
- <3> Set the TMC0n register to start the operation (see Figures 7-22, 7-25, 7-27, and 7-29 for the set value).

Caution To use two capture registers, set the Tl00n and Tl01n pins.

Remarks 1. For the setting of the TI00n (or TI01n) pin, see 7.3 (5) Port mode register 0 (PM0).

- 2. For how to enable the INTTM00n (or INTTM01n) interrupt, see **CHAPTER 19 INTERRUPT FUNCTIONS**.
- **3.** n = 0: μ PD780143, 780144


(1) Pulse width measurement with free-running counter and one capture register

When 16-bit timer counter 0n (TM0n) is operated in free-running mode, and the edge specified by prescaler mode register 0n (PRM0n) is input to the Tl00n pin, the value of TM0n is taken into 16-bit timer capture/compare register 01n (CR01n) and an external interrupt request signal (INTTM01n) is set.


- ★ Specify both the rising and falling edges by using bits 4 and 5 (ES0n0 and ES0n1) of PRM0n.
- ★ Sampling is performed using the count clock selected by PRM0n, and a capture operation is only performed when a valid level of the Tl00n pin is detected twice, thus eliminating noise with a short pulse width.

Figure 7-22. Control Register Settings for Pulse Width Measurement with Free-Running Counter and One Capture Register (When TI00n and CR01n Are Used)


(a) 16-bit timer mode control register 0n (TMC0n)



(b) Capture/compare control register 0n (CRC0n)




(c) Prescaler mode register 0n (PRM0n)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.


n = 0: μ PD780143, 780144

Figure 7-23. Configuration Diagram for Pulse Width Measurement with Free-Running Counter



Note Frequencies without parentheses are for 16-bit timer/event counter 00, and those in parentheses are for 16-bit timer/event counter 01.

Figure 7-24. Timing of Pulse Width Measurement Operation with Free-Running Counter and One Capture Register (with Both Edges Specified)



★ Note Clear OVF0n by software.

Remark n = 0: $\mu PD780143, 780144$

(2) Measurement of two pulse widths with free-running counter

When 16-bit timer counter 0n (TM0n) is operated in free-running mode, it is possible to simultaneously measure the pulse widths of the two signals input to the Tl00n pin and the Tl01n pin.


When the edge specified by bits 4 and 5 (ES0n0 and ES0n1) of prescaler mode register 0n (PRM0n) is input to the TI00n pin, the value of TM0n is taken into 16-bit timer capture/compare register 01n (CR01n) and an interrupt request signal (INTTM01n) is set.

Also, when the edge specified by bits 6 and 7 (ES1n0 and ES1n1) of PRM0n is input to the TI01n pin, the value of TM0n is taken into 16-bit timer capture/compare register 00n (CR00n) and an interrupt request signal (INTTM00n) is set.


- ★ Specify both the rising and falling edges as the edges of the Tl00n and Tl01n pins, by using bits 4 and 5 (ES0n0 and ES0n1) and bits 6 and 7 (ES1n0 and ES1n1) of PRM0n.
- ★ Sampling is performed using the count clock cycle selected by prescaler mode register 0n (PRM0n), and a capture operation is only performed when a valid level of the Tl00n or Tl01n pin is detected twice, thus eliminating noise with a short pulse width.

Figure 7-25. Control Register Settings for Measurement of Two Pulse Widths with Free-Running Counter


(a) 16-bit timer mode control register 0n (TMC0n)



(b) Capture/compare control register 0n (CRC0n)




(c) Prescaler mode register 0n (PRM0n)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.

n = 0: μ PD780143, 780144

Figure 7-26. Timing of Pulse Width Measurement Operation with Free-Running Counter (with Both Edges Specified)



Note Clear OVF0n by software.

Remark n = 0: μ PD780143, 780144


(3) Pulse width measurement with free-running counter and two capture registers

When 16-bit timer counter 0n (TM0n) is operated in free-running mode, it is possible to measure the pulse width of the signal input to the Tl00n pin.


- ★ When the rising or falling edge specified by bits 4 and 5 (ES0n0 and ES0n1) of prescaler mode register 0n (PRM0n) is input to the Tl00n pin, the value of TM0n is taken into 16-bit timer capture/compare register 01n (CR01n) and an interrupt request signal (INTTM01n) is set.
 - Also, when the inverse edge to that of the capture operation is input into CR01n, the value of TM0n is taken into 16-bit timer capture/compare register 00n (CR00n).
- ★ Sampling is performed using the count clock cycle selected by prescaler mode register 0n (PRM0n), and a capture operation is only performed when a valid level of the Tl00n pin is detected twice, thus eliminating noise with a short pulse width.

Figure 7-27. Control Register Settings for Pulse Width Measurement with Free-Running Counter and
Two Capture Registers (with Rising Edge Specified)


(a) 16-bit timer mode control register 0n (TMC0n)



(b) Capture/compare control register 0n (CRC0n)




(c) Prescaler mode register 0n (PRM0n)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.

n = 0: μ PD780143, 780144

Figure 7-28. Timing of Pulse Width Measurement Operation with Free-Running Counter and Two Capture Registers (with Rising Edge Specified)



Note Clear OVF0n by software.

(4) Pulse width measurement by means of restart

When input of a valid edge to the TI00n pin is detected, the count value of 16-bit timer counter 0n (TM0n) is taken into 16-bit timer capture/compare register 01n (CR01n), and then the pulse width of the signal input to the TI00n pin is measured by clearing TM0n and restarting the count operation.


Either of two edges—rising or falling—can be selected using bits 4 and 5 (ES0n0 and ES0n1) of prescaler mode register 0n (PRM0n).

Sampling is performed using the count clock cycle selected by prescaler mode register 0n (PRM0n) and a capture operation is only performed when a valid level of the Tl00n pin is detected twice, thus eliminating noise with a short pulse width.


Remark n = 0: μ PD780143, 780144

Figure 7-29. Control Register Settings for Pulse Width Measurement by Means of Restart (with Rising Edge Specified)

(a) 16-bit timer mode control register 0n (TMC0n)



(b) Capture/compare control register 0n (CRC0n)



(c) Prescaler mode register 0n (PRM0n)





Figure 7-30. Timing of Pulse Width Measurement Operation by Means of Restart (with Rising Edge Specified)



Remark n = 0: μ PD780143, 780144

7.4.4 External event counter operation

Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC0n register (see Figure 7-31 for the set value).
- <2> Set the count clock by using the PRM0n register.
- <3> Set any value to the CR00n register (0000H cannot be set).
- <4> Set the TMC0n register to start the operation (see Figure 7-31 for the set value).

Remarks 1. For the setting of the TI00n pin, see 7.3 (5) Port mode register 0 (PM0).

2. For how to enable the INTTM00n interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.

The external event counter counts the number of external clock pulses input to the Tl00n pin using 16-bit timer counter 0n (TM0n).

TM0n is incremented each time the valid edge specified by prescaler mode register 0n (PRM0n) is input.

When the TM0n count value matches the 16-bit timer capture/compare register 00n (CR00n) value, TM0n is cleared to 0 and the interrupt request signal (INTTM00n) is generated.

Input a value other than 0000H to CR00n (a count operation with 1-bit pulse cannot be carried out).

Any of three edges—rising, falling, or both edges—can be selected using bits 4 and 5 (ES0n0 and ES0n1) of prescaler mode register 0n (PRM0n).


★ Sampling is performed using the internal clock (fx) and an operation is only performed when a valid level of the TI00n pin is detected twice, thus eliminating noise with a short pulse width.

Figure 7-31. Control Register Settings in External Event Counter Mode (with Rising Edge Specified)


(a) 16-bit timer mode control register 0n (TMC0n)



(b) Capture/compare control register 0n (CRC0n)




(c) Prescaler mode register 0n (PRM0n)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with the external event counter. See the description of the respective control registers for details.


n = 0: μ PD780143, 780144

Figure 7-32. Configuration Diagram of External Event Counter



Note OVF0n is set to 1 only when CR00n is set to FFFFH.

Figure 7-33. External Event Counter Operation Timing (with Rising Edge Specified)



Caution When reading the external event counter count value, TM0n should be read.

Remark n = 0: $\mu PD780143, 780144$

7.4.5 Square-wave output operation

★ Setting

The basic operation setting procedure is as follows.

- <1> Set the count clock by using the PRM0n register.
- <2> Set the CRC0n register (see Figure 7-34 for the set value).
- <3> Set the TOC0n register (see **Figure 7-34** for the set value).
- <4> Set any value to the CR00n register (0000H cannot be set).
- <5> Set the TMC0n register to start the operation (see Figure 7-34 for the set value).

Caution CR00n cannot be rewritten during TM0n operation.


- Remarks 1. For the setting of the TO0n pin, see 7.3 (5) Port mode register 0 (PM0).
 - 2. For how to enable the INTTM00n interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.

A square wave with any selected frequency can be output at intervals determined by the count value preset to 16-bit timer capture/compare register 00n (CR00n).

★ The TO0n pin output status is reversed at intervals determined by the count value preset to CR00n + 1 by setting bit 0 (TOE0n) and bit 1 (TOC0n1) of 16-bit timer output control register 0n (TOC0n) to 1. This enables a square wave with any selected frequency to be output.


Figure 7-34. Control Register Settings in Square-Wave Output Mode (1/2)

(a) 16-bit timer mode control register 0n (TMC0n)



Clears and starts on match between TM0n and CR00n.


(b) Capture/compare control register 0n (CRC0n)




- CR00n used as compare register

Figure 7-34. Control Register Settings in Square-Wave Output Mode (2/2)

(c) 16-bit timer output control register 0n (TOC0n)



(d) Prescaler mode register 0n (PRM0n)




Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with square-wave output. See the description of the respective control registers for details.

n = 0: μ PD780143, 780144

n = 0, 1: μ PD780146, 780148, 78F0148

Figure 7-35. Square-Wave Output Operation Timing



Remark n = 0: $\mu PD780143, 780144$

7.4.6 One-shot pulse output operation

16-bit timer/event counter 0n can output a one-shot pulse in synchronization with a software trigger or an external trigger (TI00n pin input).

★ Setting

The basic operation setting procedure is as follows.

- <1> Set the count clock by using the PRM0n register.
- <2> Set the CRC0n register (see Figures 7-36 and 7-38 for the set value).
- <3> Set the TOC0n register (see Figures 7-36 and 7-38 for the set value).
- <4> Set any value to the CR00n and CR01n registers (0000H cannot be set).
- <5> Set the TMC0n register to start the operation (see Figures 7-36 and 7-38 for the set value).

Remarks 1. For the setting of the TO0n pin, see 7.3 (5) Port mode register 0 (PM0).

2. For how to enable the INTTM00n (if necessary, INTTM01n) interrupt, see **CHAPTER 19** INTERRUPT FUNCTIONS.

(1) One-shot pulse output with software trigger

A one-shot pulse can be output from the TO0n pin by setting 16-bit timer mode control register 0n (TMC0n), capture/compare control register 0n (CRC0n), and 16-bit timer output control register 0n (TOC0n) as shown in Figure 7-36, and by setting bit 6 (OSPT0n) of the TOC0n register to 1 by software.

By setting the OSPT0n bit to 1, 16-bit timer/event counter 0n is cleared and started, and its output becomes active at the count value (N) set in advance to 16-bit timer capture/compare register 01n (CR01n). After that, the output becomes inactive at the count value (M) set in advance to 16-bit timer capture/compare register 00n (CR00n)^{Note}.

Even after the one-shot pulse has been output, the TM0n register continues its operation. To stop the TM0n register, the TMC0n3 and TMC0n2 bits of the TMC0n register must be cleared to 00.

Note The case where N < M is described here. When N > M, the output becomes active with the CR00n register and inactive with the CR01n register. Do not set N to M.


- Cautions 1. Do not set the OSPT0n bit while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.
 - When using the one-shot pulse output of 16-bit timer/event counter 0n with a software trigger, do not change the level of the Tl00n pin or its alternate-function port pin.

Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the Tl00n pin or its alternate-function port pin, resulting in the output of a pulse at an undesired timing.


Remark n = 0: μ PD780143, 780144

Figure 7-36. Control Register Settings for One-Shot Pulse Output with Software Trigger


(a) 16-bit timer mode control register 0n (TMC0n)




(b) Capture/compare control register 0n (CRC0n)



(c) 16-bit timer output control register 0n (TOC0n)



(d) Prescaler mode register 0n (PRM0n)



Caution Do not set 0000H to the CR00n and CR01n registers.

Remark n = 0: μ PD780143, 780144

Set TMC0n to 0CH (TM0n count starts) Count clock TM0n count 0000H 10001H Ν Ν CR01n set value Ν Ν CR00n set value M Μ OSPT0n INTTM01n INTTM00n TO0n pin output

Figure 7-37. Timing of One-Shot Pulse Output Operation with Software Trigger

Caution 16-bit timer counter 0n starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC0n3 and TMC0n2 bits.

Remark N < M

(2) One-shot pulse output with external trigger

A one-shot pulse can be output from the TO0n pin by setting 16-bit timer mode control register 0n (TMC0n), capture/compare control register 0n (CRC0n), and 16-bit timer output control register 0n (TOC0n) as shown in Figure 7-38, and by using the valid edge of the Tl00n pin as an external trigger.

The valid edge of the TI00n pin is specified by bits 4 and 5 (ES0n0, ES0n1) of prescaler mode register 0n (PRM0n). The rising, falling, or both the rising and falling edges can be specified.

When the valid edge of the TI00n pin is detected, the 16-bit timer/event counter is cleared and started, and the output becomes active at the count value set in advance to 16-bit timer capture/compare register 01n (CR01n). After that, the output becomes inactive at the count value set in advance to 16-bit timer capture/compare register 00n (CR00n)^{Note}.


Note The case where N < M is described here. When N > M, the output becomes active with the CR00n register and inactive with the CR01n register. Do not set N to M.

Caution Even if the external trigger is generated again while the one-shot pulse is output, it is ignored.


Remark n = 0: $\mu PD780143, 780144$

Figure 7-38. Control Register Settings for One-Shot Pulse Output with External Trigger (with Rising Edge Specified)


(a) 16-bit timer mode control register 0n (TMC0n)




(b) Capture/compare control register 0n (CRC0n)



(c) 16-bit timer output control register 0n (TOC0n)




(d) Prescaler mode register 0n (PRM0n)



Caution Do not set 0000H to the CR00n and CR01n registers.

Remark n = 0: $\mu PD780143, 780144$

★ Figure 7-39. Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified)



Caution 16-bit timer counter 0n starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC0n2 and TMC0n3 bits.

Remark N < M


n = 0: μ PD780143, 780144

7.5 Cautions for 16-Bit Timer/Event Counters 00 and 01

(1) Timer start errors

An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 16-bit timer counter 0n (TM0n) is started asynchronously to the count clock.

Figure 7-40. Start Timing of 16-Bit Timer Counter 0n (TM0n)



(2) 16-bit timer capture/compare register setting (in the mode in which clear & start occurs on match between TM0n and CR00n)

Set 16-bit timer capture/compare registers 00n and 01n (CR00n and CR01n) to other than 0000H. This means a 1-pulse count operation cannot be performed when 16-bit timer/event counter 0n is used as an event counter.

(3) Capture register data retention timing

The values of 16-bit timer capture/compare registers 00n and 01n (CR00n and CR01n) are not guaranteed after 16-bit timer/event counter 0n has been stopped.

(4) Valid edge setting

Set the valid edge of the Tl00n pin after clearing bits 2 and 3 (TMC0n2 and TMC0n3) of 16-bit timer mode control register 0n (TMC0n) to 0, 0, respectively, and then stopping timer operation. The valid edge is set using bits 4 and 5 (ES0n0 and ES0n1) of prescaler mode register 0n (PRM0n).

(5) Re-triggering one-shot pulse

(a) One-shot pulse output by software

When a one-shot pulse is output, do not set the OSPT0n bit to 1. Do not output the one-shot pulse again until INTTM00n, which occurs upon a match with the CR00n register, or INTTM01n, which occurs upon a match with the CR01n register, occurs.

(b) One-shot pulse output with external trigger

If the external trigger occurs again while a one-shot pulse is output, it is ignored.

(c) One-shot pulse output function

When using the one-shot pulse output of 16-bit timer/event counter 0n with a software trigger, do not change the level of the Tl00n pin or its alternate function port pin.

Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the TI00n pin or its alternate function port pin, resulting in the output of a pulse at an undesired timing.

Remark n = 0: μ PD780143, 780144

n = 0, 1: μ PD780146, 780148, 78F0148

209

(6) Operation of OVF0n flag


★ <1> The OVF0n flag is also set to 1 in the following case.

When any of the following modes is selected: the mode in which clear & start occurs on a match between TM0n and CR00n, the mode in which clear & start occurs at the TI0n valid edge, or the free-running mode

↓
CR00n is set to FFFFH

TM0n is counted up from FFFFH to 0000H.

Figure 7-41. Operation Timing of OVF0n Flag




★ <2> Even if the OVF0n flag is cleared before the next count clock (before TM0n becomes 0001H) after the occurrence of TM0n overflow, the OVF0n flag is re-set newly and clear is disabled.

(7) Conflicting operations

Conflict between the read period of the 16-bit timer capture/compare register (CR00n/CR01n) and capture trigger input (CR00n/CR01n used as capture register)

Capture trigger input has priority. The data read from CR00n/CR01n is undefined.

Figure 7-42. Capture Register Data Retention Timing



Remark n = 0: μ PD780143, 780144

(8) Timer operation

<1> Even if 16-bit timer counter 0n (TM0n) is read, the value is not captured by 16-bit timer capture/compare

register 01n (CR01n).

<2> Regardless of the CPU's operation mode, when the timer stops, the input signals to the TI00n/TI01n pins

are not acknowledged.

<3> The one-shot pulse output mode operates correctly only in the free-running mode and the mode in which clear & start occurs at the TI00n valid edge. In the mode in which clear & start occurs on a match between

the TM0n register and CR00n register, one-shot pulse output is not possible because an overflow does not

occur.

(9) Capture operation

<1> If TI00n valid edge is specified as the count clock, a capture operation by the capture register specified as

the trigger for TI00n is not possible.

<2> To ensure the reliability of the capture operation, the capture trigger requires a pulse two cycles longer than

the count clock selected by prescaler mode register 0n (PRM0n).

<3> The capture operation is performed at the falling edge of the count clock. An interrupt request input

(INTTM00n/INTTM01n), however, is generated at the rise of the next count clock.

(10) Compare operation

A capture operation may not be performed for CR00n/CR01n set in compare mode even if a capture trigger has

been input.

(11) Edge detection

<1> If the TI00n or TI01n pin is high level immediately after system reset and the rising edge or both the rising

and falling edges are specified as the valid edge of the TI00n or TI01n pin to enable the 16-bit timer counter On (TMOn) operation, a rising edge is detected immediately after the operation is enabled. Be careful

therefore when pulling up the TI00n or TI01n pin. However, the rising edge is not detected at restart after

the operation has been stopped once.

<2> The sampling clock used to remove noise differs when the TI00n valid edge is used as the count clock and

when it is used as a capture trigger. In the former case, the count clock is fx, and in the latter case the count clock is selected by prescaler mode register 0n (PRM0n). The capture operation is only performed

when a valid level is detected twice by sampling the valid edge, thus eliminating noise with a short pulse

width.

Remark n = 0: $\mu PD780143, 780144$

n = 0, 1: μ PD780146, 780148, 78F0148

211

CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51


8.1 Functions of 8-Bit Timer/Event Counters 50 and 51

8-bit timer/event counters 50 and 51 have the following functions.

- Interval timer
- External event counter
- Square-wave output
- PWM output

Figures 8-1 and 8-2 show the block diagrams of 8-bit timer/event counters 50 and 51.

Figure 8-1. Block Diagram of 8-Bit Timer/Event Counter 50



- Notes 1. Timer output F/F
 - 2. PWM output F/F

212




Figure 8-2. Block Diagram of 8-Bit Timer/Event Counter 51

Notes 1. Timer output F/F

2. PWM output F/F

8.2 Configuration of 8-Bit Timer/Event Counters 50 and 51

8-bit timer/event counters 50 and 51 consist of the following hardware.

Table 8-1. Configuration of 8-Bit Timer/Event Counters 50 and 51


Item	Configuration			
Timer register	8-bit timer counter 5n (TM5n)			
Register	8-bit timer compare register 5n (CR5n)			
Timer input	TI5n			
Timer output	TO5n			
Control registers	Timer clock selection register 5n (TCL5n) 8-bit timer mode control register 5n (TMC5n) Port mode register 1 (PM1) or port mode register 3 (PM3) Port register 1 (P1) or port register 3 (P3)			

(1) 8-bit timer counter 5n (TM5n)

TM5n is an 8-bit register that counts the count pulses and is read-only.

The counter is incremented in synchronization with the rising edge of the count clock.

Figure 8-3. Format of 8-Bit Timer Counter 5n (TM5n)



In the following situations, the count value is cleared to 00H.

- <1> RESET input
- <2> When TCE5n is cleared
- <3> When TM5n and CR5n match in the mode in which clear & start occurs upon a match of the TM5n and CR5n.

(2) 8-bit timer compare register 5n (CR5n)

CR5n can be read and written by an 8-bit memory manipulation instruction.


Except in PWM mode, the value set in CR5n is constantly compared with the 8-bit timer counter 5n (TM5n) count value, and an interrupt request (INTTM5n) is generated if they match.

In PWM mode, when the TO5n pin becomes active due to a TM5n overflow and the values of TM5n and CR5n match, the TO5n pin becomes inactive.

The value of CR5n can be set within 00H to FFH.

RESET input clears CR5n to 00H.

Figure 8-4. Format of 8-Bit Timer Compare Register 5n (CR5n)



- Cautions 1. In the mode in which clear & start occurs on a match of TM5n and CR5n (TMC5n6 = 0), do not write other values to CR5n during operation.
 - 2. In PWM mode, make the CR5n rewrite period 3 count clocks of the count clock (clock selected by TCL5n) or more.

Remark n = 0, 1

8.3 Registers Controlling 8-Bit Timer/Event Counters 50 and 51

The following four registers are used to control 8-bit timer/event counters 50 and 51.

- Timer clock selection register 5n (TCL5n)
- 8-bit timer mode control register 5n (TMC5n)
- Port mode register 1 (PM1) or port mode register 3 (PM3)
- Port register 1 (P1) or port register 3 (P3)

(1) Timer clock selection register 5n (TCL5n)

This register sets the count clock of 8-bit timer/event counter 5n and the valid edge of TI5n input.

TCL5n can be set by an 8-bit memory manipulation instruction.

RESET input clears TCL5n to 00H.

Remark n = 0, 1

Figure 8-5. Format of Timer Clock Selection Register 50 (TCL50)

Address: FF6AH After reset: 00H			R/W					
Symbol	7	6	5	4	3	2	1	0
TCL50	0	0	0	0	0	TCL502	TCL501	TCL500

TCL502	TCL501	TCL500	Count clock selection
0	0	0	TI50 falling edge
0	0	1	TI50 rising edge
0	1	0	fx (10 MHz)
0	1	1	fx/2 (5 MHz)
1	0	0	fx/2² (2.5 MHz)
1	0	1	fx/2 ⁶ (156.25 kHz)
1	1	0	fx/2 ⁸ (39.06 kHz)
1	1	1	fx/2 ¹³ (1.22 kHz)

- ★ Cautions 1. When the Ring-OSC clock is selected as the clock to be supplied to the CPU, the clock of the Ring-OSC oscillator is divided and supplied as the count clock. If the count clock is the Ring-OSC clock, the operation of 8-bit timer/event counter 50 is not guaranteed.
 - 2. When rewriting TCL50 to other data, stop the timer operation beforehand.
 - 3. Be sure to clear bits 3 to 7 to 0.

Remarks 1. fx: X1 input clock oscillation frequency

2. Figures in parentheses apply to operation at fx = 10 MHz.

Figure 8-6. Format of Timer Clock Selection Register 51 (TCL51)

 Address:
 FF8CH
 After reset:
 00H
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 TCL51
 0
 0
 0
 0
 TCL512
 TCL511
 TCL510

TCL512	TCL511	TCL510	Count clock selection
0	0	0	TI51 falling edge
0	0	1	TI51 rising edge
0	1	0	fx (10 MHz)
0	1	1	fx/2 (5 MHz)
1	0	0	fx/2 ⁴ (625 kHz)
1	0	1	f _x /2 ⁶ (156.25 kHz)
1	1	0	fx/2 ⁸ (39.06 kHz)
1	1	1	fx/2 ¹² (2.44 kHz)

- Cautions 1. When the Ring-OSC clock is selected as the clock to be supplied to the CPU, the clock of the Ring-OSC oscillator is divided and supplied as the count clock. If the count clock is the Ring-OSC clock, the operation of 8-bit timer/event counter 51 is not guaranteed.
 - 2. When rewriting TCL51 to other data, stop the timer operation beforehand.
 - 3. Be sure to clear bits 3 to 7 to 0.

Remarks 1. fx: X1 input clock oscillation frequency

2. Figures in parentheses apply to operation at fx = 10 MHz.

(2) 8-bit timer mode control register 5n (TMC5n)

TMC5n is a register that performs the following five types of settings.

- <1> 8-bit timer counter 5n (TM5n) count operation control
- <2> 8-bit timer counter 5n (TM5n) operating mode selection
- <3> Timer output F/F (flip-flop) status setting
- <4> Active level selection in timer F/F control or PWM (free-running) mode
- <5> Timer output control

TMC5n can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Remark n = 0, 1

Figure 8-7. Format of 8-Bit Timer Mode Control Register 50 (TMC50)

Address: FF	6BH After	reset: 00H	R/W					
Symbol	<7>	6	5	4	<3>	<2>	1	<0>
TMC50	TCE50	TMC506	0	0	LVS50	LVR50	TMC501	TOE50

TCI	E50	TM50 count operation control
(0	After clearing to 0, count operation disabled (counter stopped)
1	1	Count operation start

Ī	TMC506	TM50 operating mode selection
	0	Mode in which clear & start occurs on a match between TM50 and CR50
	1	PWM (free-running) mode

LVS50	LVR50	Timer output F/F status setting	
0	0	No change	
0	1	Timer output F/F reset (0)	
1	0	Timer output F/F set (1)	
1	1	Setting prohibited	

TMC501	In other modes (TMC506 = 0)	In PWM mode (TMC506 = 1)		
	Timer F/F control	Active level selection		
0	Inversion operation disabled	Active-high		
1	Inversion operation enabled	Active-low		

TOE50	Timer output control		
0	Output disabled (TM50 output is low level)		
1	Output enabled		

(Refer to the next page for Caution and Remark.)

Figure 8-8. Format of 8-Bit Timer Mode Control Register 51 (TMC51)

Address: FF43H After reset: 00H R/W

Symbol TMC51

<7>	6	5	4	<3>	<2>	1	<0>
TCE51	TMC516	0	0	LVS51	LVR51	TMC511	TOE51

	TCE51	TM51 count operation control
I	0	After clearing to 0, count operation disabled (counter stopped)
	1	Count operation start

TMC516	TM51 operating mode selection		
0	Mode in which clear & start occurs on a match between TM51 and CR51		
1	PWM (free-running) mode		

LVS51	LVR51	Timer output F/F status setting	
0	0	No change	
0	1	Timer output F/F reset (0)	
1	0	imer output F/F set (1)	
1	1	Setting prohibited	

TMC511	In other modes (TMC516 = 0)	In PWM mode (TMC516 = 1)		
	Timer F/F control	Active level selection		
0	Inversion operation disabled	Active-high		
1	Inversion operation enabled	Active-low		

TOE51	Timer output control			
0	Output disabled (TM51 output is low level)			
1	Output enabled			

Cautions 1. The settings of LVS5n and LVR5n are valid in other than PWM mode.

- 2. Do not rewrite following bits simultaneously.
 - TMC5n1 and TOE5n
 - TMC5n6 and TOE5n
 - TMC5n1 and TMC5n6
 - TMC5n6 and LVS5n, LVR5n
 - TOE5n and LVS5n, LVR5n
- 3. Stop operation before rewriting TMC5n6.

Remarks 1. In PWM mode, PWM output is made inactive by clearing TCE5n to 0.

- 2. If LVS5n and LVR5n are read, the value is 0.
- **3.** The values of the TMC5n6, LVS5n, LVR5n, TMC5n1, and TOE5n bits are reflected at the TO5n pin regardless of the value of TCE5n.
- **4.** n = 0, 1

(3) Port mode registers 1 and 3 (PM1, PM3)

These registers set port 1 and 3 input/output in 1-bit units.


When using the P17/TO50/TI50 and P33/TO51/TI51 pins for timer output, clear PM17 and PM33 and the output latches of P17 and P33 to 0.

★ When using the P17/TO50/TI50 and P33/TO51/TI51 pins for timer input, set PM17 and PM33 to 1. The output latches of P17 and P33 at this time may be 0 or 1.

PM1 and PM3 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets these registers to FFH.

Figure 8-9. Format of Port Mode Register 1 (PM1)



PM1n	P1n pin I/O mode selection (n = 0 to 7)			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			

Figure 8-10. Format of Port Mode Register 3 (PM3)

Address: FF23H		fter reset: FF	FH R/W					
Symbol	7	6	5	4	3	2	1	0
PM3	0	0	0	0	PM33	PM32	PM31	PM30

PM3n	P3n pin I/O mode selection (n = 0 to 3)			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			

8.4 Operations of 8-Bit Timer/Event Counters 50 and 51

8.4.1 Operation as interval timer

8-bit timer/event counter 5n operates as an interval timer that generates interrupt requests repeatedly at intervals of the count value preset to 8-bit timer compare register 5n (CR5n).

When the count value of 8-bit timer counter 5n (TM5n) matches the value set to CR5n, counting continues with the TM5n value cleared to 0 and an interrupt request signal (INTTM5n) is generated.

The count clock of TM5n can be selected with bits 0 to 2 (TCL5n0 to TCL5n2) of timer clock selection register 5n (TCL5n).

Setting


- <1> Set the registers.
 - TCL5n: Select the count clock.
 - CR5n: Compare value
 - TMC5n: Stop the count operation, select the mode in which clear & start occurs on a match of TM5n
 - and CR5n.
 - $(TMC5n = 0000 \times \times \times 0B \times = Don't care)$
- <2> After TCE5n = 1 is set, the count operation starts.
- <3> If the values of TM5n and CR5n match, INTTM5n is generated (TM5n is cleared to 00H).
- <4> INTTM5n is generated repeatedly at the same interval.

Clear TCE5n to 0 to stop the count operation.

Caution Do not write other values to CR5n during operation.

Figure 8-11. Interval Timer Operation Timing (1/2)

(a) Basic operation




Remark Interval time = $(N + 1) \times t$ N = 00H to FFHn = 0, 1


221

Figure 8-11. Interval Timer Operation Timing (2/2)

(b) When CR5n = 00H



(c) When CR5n = FFH



8.4.2 Operation as external event counter

The external event counter counts the number of external clock pulses to be input to TI5n by 8-bit timer counter 5n (TM5n).

TM5n is incremented each time the valid edge specified by timer clock selection register 5n (TCL5n) is input. Either the rising or falling edge can be selected.

When the TM5n count value matches the value of 8-bit timer compare register 5n (CR5n), TM5n is cleared to 0 and an interrupt request signal (INTTM5n) is generated.

Whenever the TM5n value matches the value of CR5n, INTTM5n is generated.

Setting

- <1> Set each register.
 - Set the port mode register (PM17 or PM33)^{Note} to 1.
 - TCL5n: Select TI5n input edge.

TI5n falling edge \rightarrow TCL5n = 00H

TI5n rising edge \rightarrow TCL5n = 01H


- CR5n: Compare value
- TMC5n: Stop the count operation, select the mode in which clear & start occurs on match of TM5n and CR5n, disable the timer F/F inversion operation, disable timer output.

 $(TMC5n = 0000 \times \times 00B \times = Don't care)$

- <2> When TCE5n = 1 is set, the number of pulses input from TI5n is counted.
- <3> When the values of TM5n and CR5n match, INTTM5n is generated (TM5n is cleared to 00H).
- <4> After these settings, INTTM5n is generated each time the values of TM5n and CR5n match.

Note 8-bit timer/event counter 50: PM17 8-bit timer/event counter 51: PM33

Figure 8-12. External Event Counter Operation Timing (with Rising Edge Specified)



Remark N = 00H to FFH n = 0.1

223

8.4.3 Square-wave output operation

A square wave with any selected frequency is output at intervals determined by the value preset to 8-bit timer compare register 5n (CR5n).

The TO5n pin output status is inverted at intervals determined by the count value preset to CR5n by setting bit 0 (TOE5n) of 8-bit timer mode control register 5n (TMC5n) to 1. This enables a square wave with any selected frequency to be output (duty = 50%).

Setting

- <1> Set each register.
 - Clear the port output latch (P17 or P33)^{Note} and port mode register (PM17 or PM33)^{Note} to 0.
 - TCL5n: Select the count clock.
 - CR5n: Compare value
 - TMC5n: Stop the count operation, select the mode in which clear & start occurs on a match of TM5n and CR5n.

LVS5n	LVR5n	Timer Output F/F Status Setting		
1	0	High-level output		
0	1	Low-level output		

Timer output F/F inversion enabled

Timer output enabled

(TMC5n = 00001011B or 00000111B)

- <2> After TCE5n = 1 is set, the count operation starts.
- <3> The timer output F/F is inverted by a match of TM5n and CR5n. After INTTM5n is generated, TM5n is cleared to 00H.
- <4> After these settings, the timer output F/F is inverted at the same interval and a square wave is output from TO5n


The frequency is as follows.

★ Frequency = 1/2t (N + 1)(N: 00H to FFH)

Note 8-bit timer/event counter 50: P17, PM17 8-bit timer/event counter 51: P33, PM33

Caution Do not write other values to CR5n during operation.

Figure 8-13. Square-Wave Output Operation Timing



Note The initial value of TO5n output can be set by bits 2 and 3 (LVR5n, LVS5n) of 8-bit timer mode control register 5n (TMC5n).

8.4.4 PWM output operation

8-bit timer/event counter 5n operates as a PWM output when bit 6 (TMC5n6) of 8-bit timer mode control register 5n (TMC5n) is set to 1.

The duty pulse determined by the value set to 8-bit timer compare register 5n (CR5n) is output from TO5n.

Set the active level width of the PWM pulse to CR5n; the active level can be selected with bit 1 (TMC5n1) of TMC5n.

The count clock can be selected with bits 0 to 2 (TCL5n0 to TCL5n2) of timer clock selection register 5n (TCL5n). PWM output can be enabled/disabled with bit 0 (TOE5n) of TMC5n.

 ★ Caution In PWM mode, make the CR5n rewrite period 3 count clocks of the count clock (clock selected by TCL5n) or more.

(1) PWM output basic operation

Setting

<1> Set each register.

• Clear the port output latch (P17 or P33)^{Note} and port mode register (PM17 or PM33)^{Note} to 0.

• TCL5n: Select the count clock.

• CR5n: Compare value

• TMC5n: Stop the count operation, select PWM mode.

The timer output F/F is not changed.

TMC5n1	Active Level Selection		
0	Active-high		
1	Active-low		

Timer output enabled

(TMC5n = 01000001B or 01000011B)

<2> The count operation starts when TCE5n = 1.

Clear TCE5n to 0 to stop the count operation.

Note 8-bit timer/event counter 50: P17, PM17 8-bit timer/event counter 51: P33, PM33

PWM output operation

- < <1> PWM output (output from TO5n) outputs an inactive level until an overflow occurs.
 - <2> When an overflow occurs, the active level is output. The active level is output until CR5n matches the count value of 8-bit timer counter 5n (TM5n).
 - <3> After the CR5n matches the count value, the inactive level is output until an overflow occurs again.
 - <4> Operations <2> and <3> are repeated until the count operation stops.
 - <5> When the count operation is stopped with TCE5n = 0, PWM output becomes inactive.


For details of timing, see Figures 8-14 and 8-15.

- ★ The cycle, active-level width, and duty are as follows.
 - Cycle = 2⁸t
 - Active-level width = Nt
 - Duty = N/2⁸


(N = 00H to FFH)

Figure 8-14. PWM Output Operation Timing


(a) Basic operation (active level = H)



(b) CR5n = 00H



(c) CR5n = FFH



* Remarks 1. <1> to <3> and <5> in Figure 8-14 (a) correspond to <1> to <3> and <5> in PWM output operation in 8.4.4 (1) PWM output basic operation.


2. n = 0, 1

(2) Operation with CR5n changed


Figure 8-15. Timing of Operation with CR5n Changed

(a) CR5n value is changed from N to M before clock rising edge of FFH

→ Value is transferred to CR5n at overflow immediately after change.



(b) CR5n value is changed from N to M after clock rising edge of FFH
 → Value is transferred to CR5n at second overflow.




Caution When reading from CR5n between <1> and <2> in Figure 8-15, the value read differs from the actual value (read value: M, actual value of CR5n: N).

8.5 Cautions for 8-Bit Timer/Event Counters 50 and 51

(1) Timer start error

An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 8-bit timer counters 50 and 51 (TM50, TM51) are started asynchronously to the count clock.

Figure 8-16. 8-Bit Timer Counter 5n Start Timing



CHAPTER 9 8-BIT TIMERS HO AND H1

9.1 Functions of 8-Bit Timers H0 and H1

8-bit timers H0 and H1 have the following functions.

- Interval timer
- PWM output mode
- Square-wave output
- Carrier generator mode (8-bit timer H1 only)

9.2 Configuration of 8-Bit Timers H0 and H1

8-bit timers H0 and H1 consist of the following hardware.


Table 9-1. Configuration of 8-Bit Timers H0 and H1

Item	Configuration
Timer register	8-bit timer counter Hn
Registers	8-bit timer H compare register 0n (CMP0n) 8-bit timer H compare register 1n (CMP1n)
Timer output	TOHn
Control registers	8-bit timer H mode register n (TMHMDn) 8-bit timer H carrier control register 1 (TMCYC1) ^{Note} Port mode register 1 (PM1) Port register 1 (P1)

Note 8-bit timer H1 only

Remark n = 0, 1


Figures 9-1 and 9-2 show the block diagrams.



★Figure 9-1. Block Diagram of 8-Bit Timer H0

User's Manual U15947EJ2V0UD


★Figure 9-2. Block Diagram of 8-Bit Timer H1



(1) 8-bit timer H compare register 0n (CMP0n)

This register can be read or written by an 8-bit memory manipulation instruction. RESET input clears this register to 00H.

Figure 9-3. Format of 8-Bit Timer H Compare Register 0n (CMP0n)



Caution CMP0n cannot be rewritten during timer count operation.

(2) 8-bit timer H compare register 1n (CMP1n)

This register can be read or written by an 8-bit memory manipulation instruction. RESET input clears this register to 00H.

Figure 9-4. Format of 8-Bit Timer H Compare Register 1n (CMP1n)

Address:	FF19H (C	CMP10), FF	F1BH (CMF	P11) Afte	er reset: 00H	ł R/W		
Symbol	7	6	5	4	3	2	1	0
CMP1n								
(n = 0, 1)								

CMP1n can be rewritten during timer count operation.

An interrupt request signal (INTTMHn) is generated if the values of the timer counter and CMP1n match after setting CMP1n in carrier generator mode. The timer counter value is cleared at the same time. If the CMP1n value is rewritten during timer operation, transferring is performed at the timing at which the counter value and CMP1n value match. If the transfer timing and writing from CPU to CMP1n conflict, transfer is not performed.

Caution In the PWM output mode and carrier generator mode, be sure to set CMP1n when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to CMP1n).

9.3 Registers Controlling 8-Bit Timers H0 and H1

- ★ The following four registers are used to control 8-bit timers H0 and H1.
 - 8-bit timer H mode register n (TMHMDn)
 - 8-bit timer H carrier control register 1 (TMCYC1) Note
 - Port mode register 1 (PM1)
 - Port register 1 (P1)

Note 8-bit timer H1 only

(1) 8-bit timer H mode register n (TMHMDn)

This register controls the mode of timer H.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 9-5. Format of 8-Bit Timer H Mode Register 0 (TMHMD0)

Address: FF69H After reset: 00H R/W

TMHMD0

<7>	6	5	4	3	2	<1>	<0>
TMHE0	CKS02	CKS01	CKS00	TMMD01	TMMD00	TOLEV0	TOEN0

TMHE0	MHE0 Timer operation enable			
0	0 Stops timer count operation (counter is cleared to 0)			
1	Enables timer count operation (count operation started by inputting clock)			

CKS02	CKS01	CKS00		Count clock (fcnt) selection		
0	0	0	fx	(10 MHz)		
0	0	1	fx/2	(5 MHz)		
0	1	0	fx/2 ²	(2.5 MHz)		
0	1	1	fx/2 ⁶	(156.25 kHz)		
1	0	0	fx/2 ¹⁰	(9.77 kHz)		
1	0	1	TM50 output ^{Note}			
Other than above			Setting	prohibited		

TMMD01	TMMD00	Timer operation mode
0	0	Interval timer mode
1	0	PWM output mode
Other than above		Setting prohibited

TOLEV0	Timer output level control (in default mode)
0	Low level
1	High level

TOEN0	Timer output control			
0	Disables output			
1	Enables output			

★ Note To select the TM50 output as a count clock, start operation by setting 8-bit timer/event counter 50 in the PWM output mode (bit 6 (TMC506) of the TMC50 register = 1), and then set CKS02, CKS01, and CKS00 to 1, 0, and 1, respectively. Set the high/low level width of the count clock so that the specifications of the input width of TI50 are satisfied (see AC Characteristics (1) Basic operation in CHAPTER 30 to CHAPTER 32). It is not necessary to enable the TO50 pin as a timer output pin (bit 0 (TOE50) of the TMC register may be 0 or 1).

- Cautions 1. When the Ring-OSC clock is selected as the clock to be supplied to the CPU, the clock of the Ring-OSC oscillator is divided and supplied as the count clock. If the count clock is the Ring-OSC clock, the operation of 8-bit timer H0 is not guaranteed.
 - 2. When TMHE0 = 1, setting the other bits of the TMHMD0 register is prohibited.
 - 3. In the PWM output mode, be sure to set 8-bit timer H compare register 10 (CMP10) when starting the timer count operation (TMHE0 = 1) after the timer count operation was stopped (TMHE0 = 0) (be sure to set again even if setting the same value to the CMP10 register).
 - Remarks 1. fx: X1 input clock oscillation frequency
 - **2.** Figures in parentheses apply to operation at fx = 10 MHz

Figure 9-6. Format of 8-Bit Timer H Mode Register 1 (TMHMD1)

Address: FF6CH After reset: 00H R/W

TMHMD1

<7>	6	5	4	3	2	<1>	<0>
TMHE1	CKS12	CKS11	CKS10	TMMD11	TMMD10	TOLEV1	TOEN1

TMHE1	Timer operation enable			
0	Stops timer count operation (counter is cleared to 0)			
1	Enables timer count operation (count operation started by inputting clock)			

CKS12	CKS11	CKS10		Count clock (fcnt) selection
0	0	0	fx	(10 MHz)
0	0	1	fx/2 ²	(2.5 MHz)
0	1	0	fx/2 ⁴	(625 kHz)
0	1	1	fx/2 ⁶	(156.25 kHz)
1	0	0	fx/2 ¹²	(2.44 kHz)
1	0	1	f _R /2 ⁷	(1.88 kHz (TYP.))
Othe	Other than above			prohibited

TMMD11	TMMD10	Timer operation mode		
0	0	Interval timer mode		
0	1	Carrier generator mode		
1	0	PWM output mode		
Other than above		Setting prohibited		

TOLEV1	Timer output level control (in default mode)
0	Low level
1	High level

TOEN1	Timer output control	
0	Disables output	
1	Enables output	

- Cautions 1. When the Ring-OSC clock is selected as the clock to be supplied to the CPU, the clock of the Ring-OSC oscillator is divided and supplied as the count clock. If the count clock is the Ring-OSC clock, the operation of 8-bit timer H1 is not guaranteed (except when CKS12, CKS11, CKS10 = 1, 0, 1 (fr/2⁷)).
 - 2. When TMHE1 = 1, setting the other bits of the TMHMD1 register is prohibited.
 - 3. In the PWM output mode and carrier generator mode, be sure to set 8-bit timer H compare register 11 (CMP11) when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).
 - 4. When the carrier generator mode is used, set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.

Remarks 1. fx: X1 input clock oscillation frequency

2. fr.: Ring-OSC clock oscillation frequency

3. Figures in parentheses apply to operation at fx = 10 MHz, fR = 240 kHz (TYP.).

(2) 8-bit timer H carrier control register 1 (TMCYC1)

This register controls the remote control output and carrier pulse output status of 8-bit timer H1.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 9-7. Format of 8-Bit Timer H Carrier Control Register 1 (TMCYC1)

 Address:
 FF6DH
 After reset:
 00H
 R/W^{Note}

 7
 6
 5
 4
 3
 2
 1
 <0>

 TMCYC1
 0
 0
 0
 0
 RMC1
 NRZB1
 NRZ1

RMC1	NRZB1	Remote control output	
0	0	Low-level output	
0	1	High-level output	
1	0	Low-level output	
1	1	Carrier pulse output	

NRZ1	Carrier pulse output status flag		
0	rier output disabled status (low-level status)		
	Carrier output enabled status (RMC1 = 1: Carrier pulse output, RMC1 = 0: High-level status)		

Note Bit 0 is read-only.

★ (3) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using the P15/TOH0 and P16/TOH1/INTP5 pins for timer output, clear PM15 and PM16 and the output latches of P15 and P16 to 0.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 9-8. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH R/W Symbol 7 5 4 3 2 1 0 PM1 PM17 PM16 PM15 PM14 PM13 PM12 PM11 PM10

Ī	PM1n	P1n pin I/O mode selection (n = 0 to 7)			
Ī	0	Output mode (output buffer on)			
	1	Input mode (output buffer off)			

9.4 Operation of 8-Bit Timers H0 and H1

9.4.1 Operation as interval timer/square-wave output

When 8-bit timer counter Hn and compare register 0n (CMP0n) match, an interrupt request signal (INTTMHn) is generated and 8-bit timer counter Hn is cleared to 00H.

Compare register 1n (CMP1n) is not used in interval timer mode. Since a match of 8-bit timer counter Hn and the CMP1n register is not detected even if the CMP1n register is set, timer output is not affected.

By setting bit 0 (TOENn) of timer H mode register n (TMHMDn) to 1, a square wave of any frequency (duty = 50%) is output from TOHn.


(1) Usage

Generates the INTTMHn signal repeatedly at the same interval.

<1> Set each register.

Figure 9-9. Register Setting During Interval Timer/Square-Wave Output Operation

(i) Setting timer H mode register n (TMHMDn)



(ii) CMP0n register setting


- Compare value (N)
- <2> Count operation starts when TMHEn = 1.
- <3> When the values of 8-bit timer counter Hn and the CMP0n register match, the INTTMHn signal is generated and 8-bit timer counter Hn is cleared to 00H.

<4> Subsequently, the INTTMHn signal is generated at the same interval. To stop the count operation, clear TMHEn to 0.

(2) Timing chart

The timing of the interval timer/square-wave output operation is shown below.

Figure 9-10. Timing of Interval Timer/Square-Wave Output Operation (1/2)




- <1> The count operation is enabled by setting the TMHEn bit to 1. The count clock starts counting no more than 1 clock after the operation is enabled.
- <2> When the values of 8-bit timer counter Hn and the CMP0n register match, the value of 8-bit timer counter Hn is cleared, the TOHn output level is inverted, and the INTTMHn signal is output.
- <3> The INTTMHn signal and TOHn output become inactive by clearing the TMHEn bit to 0 during timer Hn operation. If these are inactive from the first, the level is retained.


Remark n = 0, 1N = 01H to FEH

Figure 9-10. Timing of Interval Timer/Square-Wave Output Operation (2/2)





(c) Operation when CMP0n = 00H



9.4.2 Operation as PWM output mode

In PWM output mode, a pulse with an arbitrary duty and arbitrary cycle can be output.

8-bit timer compare register 0n (CMP0n) controls the cycle of timer output (TOHn). Rewriting the CMP0n register during timer operation is prohibited.

8-bit timer compare register 1n (CMP1n) controls the duty of timer output (TOHn). Rewriting the CMP1n register during timer operation is possible.

The operation in PWM output mode is as follows.

TOHn output becomes active and 8-bit timer counter Hn is cleared to 0 when 8-bit timer counter Hn and the CMP0n register match after the timer count is started. TOHn output becomes inactive when 8-bit timer counter Hn and the CMP1n register match.


(1) Usage

In PWM output mode, a pulse for which an arbitrary duty and arbitrary cycle can be set is output.

<1> Set each register.

Figure 9-11. Register Setting in PWM Output Mode

(i) Setting timer H mode register n (TMHMDn)



(ii) Setting CMP0n register

• Compare value (N): Cycle setting

(iii) Setting CMP1n register

• Compare value (M): Duty setting

Remarks 1. n = 0, 1

2. $00H \le CMP1n (M) < CMP0n (N) \le FFH$

- <2> The count operation starts when TMHEn = 1.
- <3> The CMP0n register is the compare register that is to be compared first after counter operation is enabled. When the values of 8-bit timer counter Hn and the CMP0n register match, 8-bit timer counter Hn is cleared, an interrupt request signal (INTTMHn) is generated, and TOHn output becomes active. At the same time, the compare register to be compared with 8-bit timer counter Hn is changed from the CMP0n register to the CMP1n register.

- <4> When 8-bit timer counter Hn and the CMP1n register match, TOHn output becomes inactive and the compare register to be compared with 8-bit timer counter Hn is changed from the CMP1n register to the CMP0n register. At this time, 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <5> By performing procedures <3> and <4> repeatedly, a pulse with an arbitrary duty can be obtained.
- <6> To stop the count operation, set TMHEn = 0.

If the setting value of the CMP0n register is N, the setting value of the CMP1n register is M, and the count clock frequency is fcNt, the PWM pulse output cycle and duty are as follows.

PWM pulse output cycle = (N+1)/fcnt

Duty = Active width : Total width of PWM = (M + 1) : (N + 1)

- Cautions 1. In PWM output mode, three operation clocks (signal selected using the CKSn2 to CKSn0 bits of the TMHMDn register) are required to transfer the CMP1n register value after rewriting the register.
 - 2. Be sure to set the CMP1n register when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to the CMP1n register).

243

(2) Timing chart


The operation timing in PWM output mode is shown below.

Caution Make sure that the CMP1n register setting value (M) and CMP0n register setting value (N) are within the following range.

 $00H \le CMP1n (M) < CMP0n (N) \le FFH$

Remark n = 0, 1


Figure 9-12. Operation Timing in PWM Output Mode (1/4)



- <1> The count operation is enabled by setting the TMHEn bit to 1. Start 8-bit timer counter Hn by masking one count clock to count up. At this time, TOHn output remains inactive (when TOLEVn = 0).
- <2> When the values of 8-bit timer counter Hn and the CMP0n register match, the TOHn output level is inverted, the value of 8-bit timer counter Hn is cleared, and the INTTMHn signal is output.
- <3> When the values of 8-bit timer counter Hn and the CMP1n register match, the level of the TOHn output is returned. At this time, the 8-bit timer counter value is not cleared and the INTTMHn signal is not output.
- <4> Clearing the TMHEn bit to 0 during timer Hn operation makes the INTTMHn signal and TOHn output inactive.

Figure 9-12. Operation Timing in PWM Output Mode (2/4)

(b) Operation when CMP0n = FFH, CMP1n = 00H



(c) Operation when CMP0n = FFH, CMP1n = FEH




Figure 9-12. Operation Timing in PWM Output Mode (3/4)

(d) Operation when CMP0n = 01H, CMP1n = 00H





Figure 9-12. Operation Timing in PWM Output Mode (4/4)

(e) Operation by changing CMP1n (CMP1n = 01H \rightarrow 03H, CMP0n = A5H)



- <1> The count operation is enabled by setting TMHEn = 1. Start 8-bit timer counter Hn by masking one count clock to count up. At this time, the TOHn output remains inactive (when TOLEVn = 0).
- <2> The CMP1n register value can be changed during timer counter operation. This operation is asynchronous to the count clock.
- <3> When the values of 8-bit timer counter Hn and the CMP0n register match, the value of 8-bit timer counter Hn is cleared, the TOHn output becomes active, and the INTTMHn signal is output.
- <4> If the CMP1n register value is changed, the value is latched and not transferred to the register. When the values of 8-bit timer counter Hn and the CMP1n register before the change match, the value is transferred to the CMP1n register and the CMP1n register value is changed (<2>').
 - However, three count clocks or more are required from when the CMP1n register value is changed to when the value is transferred to the register. If a match signal is generated within three count clocks, the changed value cannot be transferred to the register.
- <5> When the values of 8-bit timer counter Hn and the CMP1n register after the change match, the TOHn output becomes inactive. 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <6> Clearing the TMHEn bit to 0 during timer Hn operation makes the INTTMHn signal and TOHn output inactive.

9.4.3 Carrier generator mode operation (8-bit timer H1 only)

The carrier clock generated by 8-bit timer H1 is output in the cycle set by 8-bit timer/event counter 51.

In carrier generator mode, the output of the 8-bit timer H1 carrier pulse is controlled by 8-bit timer/event counter 51, and the carrier pulse is output from the TOH1 output.

(1) Carrier generation

In carrier generator mode, 8-bit timer H compare register 01 (CMP01) generates a low-level width carrier pulse waveform and 8-bit timer H compare register 11 (CMP11) generates a high-level width carrier pulse waveform. Rewriting the CMP11 register during 8-bit timer H1 operation is possible but rewriting the CMP01 register is prohibited.

(2) Carrier output control

Carrier output is controlled by the interrupt request signal (INTTM51) of 8-bit timer/event counter 51 and the NRZB1 and RMC1 bits of the 8-bit timer H carrier control register (TMCYC1). The relationship between the outputs is shown below.

RMC1 Bit	NRZB1 Bit	Output
0	0	Low-level output
0	1	High-level output
1	0	Low-level output
1	1	Carrier pulse output

To control the carrier pulse output during a count operation, the NRZ1 and NRZB1 bits of the TMCYC1 register have a master and slave bit configuration. The NRZ1 bit is read-only but the NRZB1 bit can be read and written. The INTTM51 signal is synchronized with the 8-bit timer H1 count clock and output as the INTTM5H1 signal. The INTTM5H1 signal becomes the data transfer signal of the NRZ1 bit, and the NRZB1 bit value is transferred to the NRZ1 bit. The timing for transfer from the NRZB1 bit to the NRZ1 bit is as shown below.




Figure 9-13. Transfer Timing

- <1> The INTTM51 signal is synchronized with the count clock of 8-bit timer H1 and is output as the INTTM5H1 signal.
- <2> The value of the NRZB1 bit is transferred to the NRZ1 bit at the second clock from the rising edge of the INTTM5H1 signal.
- Cautions 1. Do not rewrite the NRZB1 bit again until at least the second clock after it has been rewritten, or else the transfer from the NRZB1 bit to the NRZ1 bit is not guaranteed.
 - 2. When 8-bit timer/event counter 51 is used in the carrier generator mode, an interrupt is generated at the timing of <1>. When 8-bit timer/event counter 51 is used in a mode other than the carrier generator mode, the timing of the interrupt generation differs.

(3) Usage

Outputs an arbitrary carrier clock from the TOH1 pin.

<1> Set each register.

Figure 9-14. Register Setting in Carrier Generator Mode

(i) Setting 8-bit timer H mode register 1 (TMHMD1)



(ii) CMP01 register setting

· Compare value

(iii) CMP11 register setting

· Compare value

(iv) TMCYC1 register setting

- RMC1 = 1 ... Remote control output enable bit
- NRZB1 = 0/1 ... carrier output enable bit

(v) TCL51 and TMC51 register setting

- See 8.3 Registers Controlling 8-Bit Timer/Event Counters 50 and 51.
- <2> When TMHE1 = 1, 8-bit timer H1 starts counting.
- <3> When TCE51 of 8-bit timer mode control register 51 (TMC51) is set to 1, 8-bit timer/event counter 51 starts counting.
- <4> After the count operation is enabled, the first compare register to be compared is the CMP01 register. When the count value of 8-bit timer counter H1 and the CMP01 register value match, the INTTMH1 signal is generated, 8-bit timer counter H1 is cleared, and at the same time, the compare register to be compared with 8-bit timer counter H1 is switched from the CMP01 register to the CMP11 register.
- <5> When the count value of 8-bit timer counter H1 and the CMP11 register value match, the INTTMH1 signal is generated, 8-bit timer counter H1 is cleared, and at the same time, the compare register to be compared with 8-bit timer counter H1 is switched from the CMP11 register to the CMP01 register.
- <6> By performing procedures <4> and <5> repeatedly, a carrier clock is generated.
- The INTTM51 signal is synchronized with count clock of 8-bit timer H1 and output as the INTTM5H1 signal. The INTTM5H1 signal becomes the data transfer signal for the NRZB1 bit, and the NRZB1 bit value is transferred to the NRZ1 bit.
 - <8> When the NRZ1 bit is high level, a carrier clock is output from the TOH1 pin.
 - <9> By performing the procedures above, an arbitrary carrier clock is obtained. To stop the count operation, clear TMHE1 to 0.

If the setting value of the CMP01 register is N, the setting value of the CMP11 register is M, and the count clock frequency is fcNT, the carrier clock output cycle and duty are as follows.

Carrier clock output cycle = $(N + M + 2)/f_{CNT}$ Duty = High-level width : Carrier clock output width = (M + 1): (N + M + 2)

- Cautions 1. Be sure to set the CMP11 register when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).
 - 2. Set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.


(4) Timing chart

The carrier output control timing is shown below.

- Cautions 1. Set the values of the CMP01 and CMP11 registers in a range of 01H to FFH.
 - 2. In the carrier generator mode, three operating clocks (signal selected by CKS12 to CKS10 bits of TMHMD1 register) or more are required from when the CMP11 register value is changed to when the value is transferred to the register.
 - 3. Be sure to set the RMC1 bit before the count operation is started.

Figure 9-15. Carrier Generator Mode Operation Timing (1/3)


(a) Operation when CMP01 = N, CMP11 = N



- <1> When TMHE1 = 0 and TCE51 = 0, 8-bit timer counter H1 operation is stopped.
- <2> When TMHE1 = 1 is set, 8-bit timer counter H1 starts a count operation. At that time, the carrier clock is held at the inactive level.
- <3> When the count value of 8-bit timer counter H1 matches the CMP01 register value, the first INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with 8-bit timer counter H1 is switched from the CMP01 register to the CMP11 register. 8-bit timer counter H1 is cleared to 00H.
- <4> When the count value of 8-bit timer counter H1 matches the CMP11 register value, the INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with 8-bit timer counter H1 is switched from the CMP11 register to the CMP01 register. 8-bit timer counter H1 is cleared to 00H. By performing procedures <3> and <4> repeatedly, a carrier clock with duty fixed to 50% is generated.
- <5> When the INTTM51 signal is generated, it is synchronized with 8-bit timer H1 count clock and output as the INTTM5H1 signal.
- <6> The INTTM5H1 signal becomes the data transfer signal for the NRZB1 bit, and the NRZB1 bit value is transferred to the NRZ1 bit.
- <7> When NRZ1 = 0 is set, the TOH1 output becomes low level.

Figure 9-15. Carrier Generator Mode Operation Timing (2/3)

(b) Operation when CMP01 = N, CMP11 = M



- <1> When TMHE1 = 0 and TCE51 = 0, 8-bit timer counter H1 operation is stopped.
- <2> When TMHE1 = 1 is set, 8-bit timer counter H1 starts a count operation. At that time, the carrier clock is held at the inactive level.
- <3> When the count value of 8-bit timer counter H1 matches the CMP01 register value, the first INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with 8-bit timer counter H1 is switched from the CMP01 register to the CMP11 register. 8-bit timer counter H1 is cleared to 00H.
- <4> When the count value of 8-bit timer counter H1 matches the CMP11 register value, the INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with 8-bit timer counter H1 is switched from the CMP11 register to the CMP01 register. 8-bit timer counter H1 is cleared to 00H. By performing procedures <3> and <4> repeatedly, a carrier clock with duty fixed to other than 50% is generated.
- <5> When the INTTM51 signal is generated, it is synchronized with 8-bit timer H1 count clock and output as the INTTM5H1 signal.
- <6> A carrier signal is output at the first rising edge of the carrier clock if NRZ1 is set to 1.
- <7> When NRZ1 = 0, the TOH1 output is held at the high level and is not changed to low level while the carrier clock is high level (from <6> and <7>, the high-level width of the carrier clock waveform is guaranteed).

8-bit timer H1 count clock 8-bit timer counter 00H (00H**)**(01H Μ 00H 00H H1 count value CMP01 Ν <3> <3> CMP11 M (L) TMHE1 INTTMH1 <4> <5> <2> Carrier clock <1>

Figure 9-15. Carrier Generator Mode Operation Timing (3/3)

(c) Operation when CMP11 is changed

- <1> When TMHE1 = 1 is set, 8-bit timer H1 starts a count operation. At that time, the carrier clock is held at the inactive level.
- <2> When the count value of 8-bit timer counter H1 matches the CMP01 register value, 8-bit timer counter H1 is cleared and the INTTMH1 signal is output.
- <3> The CMP11 register can be rewritten during 8-bit timer H1 operation, however, the changed value (L) is latched. The CMP11 register is changed when the count value of 8-bit timer counter H1 and the CMP11 register value before the change (M) match (<3>').
- <4> When the count value of 8-bit timer counter H1 and the CMP11 register value before the change (M) match, the INTTMH1 signal is output, the carrier signal is inverted, and 8-bit timer counter H1 is cleared to 00H.
- <5> The timing at which the count value of 8-bit timer counter H1 and the CMP11 register value match again is indicated by the value after the change (L).

CHAPTER 10 WATCH TIMER

10.1 Functions of Watch Timer


The watch timer has the following functions.

- Watch timer
- Interval timer

The watch timer and the interval timer can be used simultaneously.

Figure 10-1 shows the watch timer block diagram.

Figure 10-1. Watch Timer Block Diagram



Remark fx: X1 input clock oscillation frequency

fxT: Subsystem clock oscillation frequency

fw: Watch timer clock frequency

fwx: fw or fw/ 2^9

(1) Watch timer

When the X1 input clock or subsystem clock is used, interrupt requests (INTWT) are generated at preset intervals.

Table 10-1. Watch Timer Interrupt Time

Interrupt Time	When Operated at fxT = 32.768 kHz	When Operated at fx = 10 MHz
2⁴/fw	488 μs	205 μs
2 ⁵ /fw	977 μs	410 <i>μ</i> s
2 ¹³ /fw	0.25 s	0.105 s
2 ¹⁴ /fw	0.5 s	0.210 s

Remark fx: X1 input clock oscillation frequency

fxT: Subsystem clock oscillation frequency

fw: Watch timer clock frequency

(2) Interval timer

Interrupt requests (INTWTI) are generated at preset time intervals.

Table 10-2. Interval Timer Interval Time

Interval Time	When Operated at fxt = 32.768 kHz	When Operated at fx = 10 MHz
2⁴/fw	488 μs	205 μs
2 ⁵ /fw	977 μs	410 <i>μ</i> s
2 ⁶ /fw	1.95 ms	820 <i>μ</i> s
2 ⁷ /fw	3.91 ms	1.64 ms
2 ⁸ /fw	7.81 ms	3.28 ms
2 ⁹ /fw	15.6 ms	6.55 ms
2 ¹⁰ /fw	31.3 ms	13.1 ms
2 ¹¹ /fw	62.5 ms	26.2 ms

Remark fx: X1 input clock oscillation frequency

fxT: Subsystem clock oscillation frequency

fw: Watch timer clock frequency

10.2 Configuration of Watch Timer

The watch timer consists of the following hardware.

Table 10-3. Watch Timer Configuration

Item	Configuration	
Counter	5 bits × 1	
Prescaler	11 bits × 1	
Control register	Watch timer operation mode register (WTM)	

10.3 Register Controlling Watch Timer

The watch timer is controlled by the watch timer operation mode register (WTM).

• Watch timer operation mode register (WTM)

This register sets the watch timer count clock, enables/disables operation, prescaler interval time, and 5-bit counter operation control.

WTM is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears WTM to 00H.

Figure 10-2. Format of Watch Timer Operation Mode Register (WTM)

Address: FF6FH After reset: 00H R/W Symbol 7 6 3 2 <1> <0> WTM4 WTM WTM7 WTM6 WTM5 WTM3 WTM2 WTM1 WTM0

WTM7	Watch timer count clock selection
0	fx/2 ⁷ (78.125 kHz)
1	fхт (32.768 kHz)

WTM6	WTM5	WTM4	Prescaler interval time selection
0	0	0	2 ⁴ /fw
0	0	1	2 ⁵ /fw
0	1	0	2 ^s /fw
0	1	1	2 ⁷ /fw
1	0	0	2 ⁸ /fw
1	0	1	2°/fw
1	1	0	2 ¹⁰ /fw
1	1	1	2 ¹¹ /fw

WTM3	WTM2	Interrupt time selection
0	0	2 ¹⁴ /fw
0	1	2 ¹³ /fw
1	0	2 ⁵ /fw
1	1	2⁴/fw

WTM1	5-bit counter operation control
0	Clear after operation stop
1	Start

WTM0	Watch timer operation enable
0	Operation stop (clear both prescaler and timer)
1	Operation enable

Caution Do not change the count clock and interval time (by setting bits 4 to 7 (WTM4 to WTM7) of WTM) during watch timer operation.

Remarks 1. fw: Watch timer clock frequency $(fx/2^7 \text{ or } fxT)$

- 2. fx: X1 input clock oscillation frequency
- **3.** fxT: Subsystem clock oscillation frequency
- **4.** Figures in parentheses apply to operation with fx = 10 MHz, fxT = 32.768 kHz.

10.4 Watch Timer Operations

10.4.1 Watch timer operation

The watch timer generates an interrupt request (INTWT) at a specific time interval by using the X1 input clock or subsystem clock.

When bit 0 (WTM0) and bit 1 (WTM1) of the watch timer operation mode register (WTM) are set to 1, the count operation starts. When these bits are cleared to 0, the 5-bit counter is cleared and the count operation stops.

When the interval timer is simultaneously operated, zero-second start can be achieved only for the watch timer by clearing WTM1 to 0. In this case, however, the 11-bit prescaler is not cleared. Therefore, an error up to $2^{11} \times 1/\text{fw}$ seconds occurs in the first overflow (INTWT) after zero-second start.

The interrupt request is generated at the following time intervals.

Table 10-4. Watch Timer Interrupt Time

WTM3	WTM2	Interrupt Time Selection	When Operated at $f_{XT} = 32.768 \text{ kHz}$ (WTM7 = 1)	When Operated at $fx = 10 \text{ MHz}$ (WTM7 = 0)
0	0	2 ¹⁴ /fw	0.5 s	0.210 s
0	1	2 ¹³ /fw	0.25 s	0.105 s
1	0	2 ⁵ /fw	977 μs	410 <i>μ</i> s
1	1	2 ⁴ /fw	488 μs	205 μs

Remark fx: X1 input clock oscillation frequency

fxT: Subsystem clock oscillation frequency

fw: Watch timer clock frequency

10.4.2 Interval timer operation

The watch timer operates as interval timer which generates interrupt requests (INTWTI) repeatedly at an interval of the preset count value.

The interval time can be selected with bits 4 to 6 (WTM4 to WTM6) of the watch timer operation mode register (WTM).

When bit 0 (WTM0) of the WTM is set to 1, the count operation starts. When this bit is cleared to 0, the count operation stops.

WTM6 WTM5 WTM4 Interval Time When Operated at When Operated at $f_{XT} = 32.768 \text{ kHz (WTM7} = 1)$ $f_X = 10 \text{ MHz (WTM7} = 0)$ 24/fw 205 μs 0 0 0 488 μs 25/fw 0 0 1 977 μs 410 μs 26/fw 820 *μ*s 0 0 1.95 ms 1 27/fw 0 1 3.91 ms 1.64 ms 28/fw 1 0 0 7.81 ms 3.28 ms 0 29/fw 15.6 ms 6.55 ms 1 1 0 210/fw 13.1 ms 1 31.3 ms 1 1 1 211/fw 26.2 ms 62.5 ms

Table 10-5. Interval Timer Interval Time

Remark fx: X1 input clock oscillation frequency

fxT: Subsystem clock oscillation frequency

fw: Watch timer clock frequency




Figure 10-3. Operation Timing of Watch Timer/Interval Timer

Remark fw: Watch timer clock frequency

n: The number of times of interval timer operations


Figures in parentheses are for operation with fw = 32.768 kHz (WTM7 = 1, WTM3, WTM2 = 0, 0)

10.5 Cautions for Watch Timer

When operation of the watch timer and 5-bit counter is enabled by the watch timer mode control register (WTM) (by setting bits 0 (WTM0) and 1 (WTM1) of WTM to 1), the interval until the first interrupt request (INTWT) is generated after the register is set does not exactly match the specification made with bit 3 (WTM3) of WTM. This is because there is a delay of one 11-bit prescaler output cycle until the 5-bit counter starts counting. Subsequently, however, the INTWT signal is generated at the specified intervals.

★ Figure 10-4. Example of Generation of Watch Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s)

It takes 0.515625 seconds for the first INTWT to be generated ($2^9 \times 1/32768 = 0.015625$ s longer). INTWT is then generated every 0.5 seconds.



CHAPTER 11 WATCHDOG TIMER

11.1 Functions of Watchdog Timer

★ The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1. For details of RESF, see **CHAPTER 22 RESET FUNCTION**.

Table 11-1. Loop Detection Time of Watchdog Timer

Loop Detection Time				
During Ring-OSC Clock Operation	During X1 Input Clock Operation			
f _R /2 ¹¹ (8.53 ms)	fxp/2 ¹³ (819.2 μs)			
f _R /2 ¹² (17.07 ms)	fxp/2 ¹⁴ (1.64 ms)			
f _R /2 ¹³ (34.13 ms)	fxp/2 ¹⁵ (3.28 ms)			
f _R /2 ¹⁴ (68.27 ms)	fxp/2 ¹⁶ (6.55 ms)			
f _R /2 ¹⁵ (136.53 ms)	fxp/2 ¹⁷ (13.11 ms)			
f _R /2 ¹⁶ (273.07 ms)	fxp/2 ¹⁸ (26.21 ms)			
f _R /2 ¹⁷ (546.13 ms)	fxp/2 ¹⁹ (52.43 ms)			
f _R /2 ¹⁸ (1.09 s)	fxp/2 ²⁰ (104.86 ms)			

Remarks 1. fr.: Ring-OSC clock oscillation frequency

2. fxp: X1 input clock oscillation frequency

3. Figures in parentheses apply to operation at $f_R = 240 \text{ kHz}$ (TYP.), $f_{XP} = 10 \text{ MHz}$

The operation mode of the watchdog timer (WDT) is switched according to the mask option setting of the on-chip Ring-OSC as shown in Table 11-2.

Table 11-2. Mask Option Setting and Watchdog Timer Operation Mode

	Mask Option		
	Ring-OSC Cannot Be Stopped	Ring-OSC Can Be Stopped by Software	
Watchdog timer clock source	Fixed to fR ^{Note 1} .	Selectable by software (fxp, fR or stopped) When reset is released: fR	
Operation after reset	Operation starts with the maximum interval (f _R /2 ¹⁸).	Operation starts with maximum interval (fr/2 ¹⁸).	
Operation mode selection	The interval can be changed only once.	The clock selection/interval can be changed only once.	
Features	The watchdog timer cannot be stopped.	The watchdog timer can be stopped in standby mode ^{Note 2} .	

- **Notes 1.** As long as power is being supplied, Ring-OSC oscillation cannot be stopped (except in the reset period).
 - 2. The conditions under which clock supply to the watchdog timer is stopped differ depending on the clock source of the watchdog timer.
 - <1> If the clock source is fxp, clock supply to the watchdog timer is stopped under the following conditions.
 - When fxp is stopped
 - In HALT/STOP mode
 - · During oscillation stabilization time
 - <2> If the clock source is fR, clock supply to the watchdog timer is stopped under the following conditions.
 - If the CPU clock is fxp and if fR is stopped by software before execution of the STOP instruction
 - In HALT/STOP mode

Remarks 1. fr.: Ring-OSC clock oscillation frequency

2. fxp: X1 input clock oscillation frequency


11.2 Configuration of Watchdog Timer

The watchdog timer consists of the following hardware.

Table 11-3. Configuration of Watchdog Timer

Item	Configuration	
Control registers	Watchdog timer mode register (WDTM)	
	Watchdog timer enable register (WDTE)	

Figure 11-1. Block Diagram of Watchdog Timer



11.3 Registers Controlling Watchdog Timer

The watchdog timer is controlled by the following two registers.

- Watchdog timer mode register (WDTM)
- Watchdog timer enable register (WDTE)

(1) Watchdog timer mode register (WDTM)

This register sets the overflow time and operation clock of the watchdog timer.

This register can be set by an 8-bit memory manipulation instruction and can be read many times, but can be written only once after reset is released.

RESET input sets this register to 67H.

Figure 11-2. Format of Watchdog Timer Mode Register (WDTM)

Address: FF98H After reset: 67H		R/W						
Symbol	7	6	5	4	3	2	1	0
WDTM	0	1	1	WDCS4	WDCS3	WDCS2	WDCS1	WDCS0

WDCS4 ^{Note 1}	WDCS3 ^{Note 1}	Operation clock selection
0	0	Ring-OSC clock (fR)
0	1	X1 input clock (fxp)
1	×	Watchdog timer operation stopped

WDCS2 ^{Note 2}	WDCS1 ^{Note 2}	WDCS0 ^{Note 2}	Overflow time setting		
			During Ring-OSC clock operation	During X1 input clock operation	
0	0	0	f _R /2 ¹¹ (8.53 ms)	fxp/2 ¹³ (819.2 μs)	
0	0	1	f _R /2 ¹² (17.07 ms)	fxp/2 ¹⁴ (1.64 ms)	
0	1	0	f _R /2 ¹³ (34.13 ms)	fxp/2 ¹⁵ (3.28 ms)	
0	1	1	f _R /2 ¹⁴ (68.27 ms)	fxp/2 ¹⁶ (6.55 ms)	
1	0	0	f _R /2 ¹⁵ (136.53 ms)	fxp/2 ¹⁷ (13.11 ms)	
1	0	1	f _R /2 ¹⁶ (273.07 ms)	fxp/2 ¹⁸ (26.21 ms)	
1	1	0	f _R /2 ¹⁷ (546.13 ms)	fxp/2 ¹⁹ (52.43 ms)	
1	1	1	f _R /2 ¹⁸ (1.09 s)	fxp/2 ²⁰ (104.86 ms)	

Notes 1. If "Ring-OSC cannot be stopped" is specified by a mask option, this cannot be set. The Ring-OSC clock will be selected no matter what value is written.

2. Reset is released at the maximum cycle (WDCS2, 1, 0 = 1, 1, 1).

- Cautions 1. If data is written to WDTM, a wait cycle is generated. Do not write data to WDTM when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.
 - 2. Set bits 7, 6, and 5 to 0, 1, and 1, respectively (when "Ring-OSC cannot be stopped" is selected by a mask option, other values are ignored).
 - 3. After reset is released, WDTM can be written only once by an 8-bit memory manipulation instruction. If writing attempted a second time, an internal reset signal is generated.
 - 4. WDTM cannot be set by a 1-bit memory manipulation instruction.

Remarks 1. fr.: Ring-OSC clock oscillation frequency

- 2. fxp: X1 input clock oscillation frequency
- 3. ×: Don't care
- **4.** Figures in parentheses apply to operation at $f_R = 240 \text{ kHz}$ (TYP.), $f_{XP} = 10 \text{ MHz}$

(2) Watchdog timer enable register (WDTE)

Writing ACH to WDTE clears the watchdog timer counter and starts counting again.

This register can be set by an 8-bit memory manipulation instruction.

RESET input sets this register to 9AH.

Figure 11-3. Format of Watchdog Timer Enable Register (WDTE)

Address: FF99H After reset: 9AH		H R/W						
Symbol	7	6	5	4	3	2	1	0
WDTE								

- Cautions 1. If a value other than ACH is written to WDTE, an internal reset signal is generated.
 - 2. If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset signal is generated.
 - 3. The value read from WDTE is 9AH (this differs from the written value (ACH)).

11.4 Operation of Watchdog Timer

11.4.1 Watchdog timer operation when "Ring-OSC cannot be stopped" is selected by mask option

The operation clock of watchdog timer is fixed to the Ring-OSC.

After reset is released, operation is started at the maximum cycle (bits 2, 1, and 0 (WDCS2, WDCS1, WDCS0) of the watchdog timer mode register (WDTM) = 1, 1, 1). The watchdog timer operation cannot be stopped.

The following shows the watchdog timer operation after reset release.

- 1. The status after reset release is as follows.
 - Operation clock: Ring-OSC clock
 - Cycle: $f_R/2^{18}$ (1.09 seconds: At operation with $f_R = 240$ kHz (TYP.))
 - · Counting starts
- 2. The following should be set in the watchdog timer mode register (WDTM) by an 8-bit memory manipulation instruction Notes 1,2.
 - Cycle: Set using bits 2 to 0 (WDCS2 to WDCS0)
- 3. After the above procedures are executed, writing ACH to WDTE clears the count to 0, enabling recounting.
- **Notes 1.** The operation clock (Ring-OSC clock) cannot be changed. If any value is written to bits 3 and 4 (WDCS3, WDCS4) of WDTM, it is ignored.
 - 2. As soon as WDTM is written, the counter of the watchdog timer is cleared.

Caution In this mode, operation of the watchdog timer absolutely cannot be stopped even during STOP instruction execution. For 8-bit timer H1 (TMH1), a division of the Ring-OSC can be selected as the count source, so clear the watchdog timer using the interrupt request of TMH1 before the watchdog timer overflows after STOP instruction execution. If this processing is not performed, an internal reset signal is generated when the watchdog timer overflows after STOP instruction execution.

*

11.4.2 Watchdog timer operation when "Ring-OSC can be stopped by software" is selected by mask option

The operation clock of the watchdog timer can be selected as either the Ring-OSC clock or the X1 input clock.

After reset is released, operation is started at the maximum cycle (bits 2, 1, and 0 (WDCS2, WDCS1, WDCS0) of the watchdog timer mode register (WDTM) = 1, 1, 1).

The following shows the watchdog timer operation after reset release.

- 1. The status after reset release is as follows.
 - Operation clock: Ring-OSC clock oscillation frequency (fR)
 - Cycle: $f_R/2^{18}$ (1.09 seconds: At operation with $f_R = 240$ kHz (TYP.))
 - Counting starts
- 2. The following should be set in the watchdog timer mode register (WDTM) by an 8-bit memory manipulation instruction Notes 1, 2, 3.
 - Operation clock: Any of the following can be selected using bits 3 and 4 (WDCS3 and WDCS4).
 - Ring-OSC clock (fR)
 - X1 input clock (fxp)
 - Watchdog timer operation stopped
 - Cycle: Set using bits 2 to 0 (WDCS2 to WDCS0)
- 3. After the above procedures are executed, writing ACH to WDTE clears the count to 0, enabling recounting.
- Notes 1. As soon as WDTM is written, the counter of the watchdog timer is cleared.
 - 2. Set bits 7, 6, and 5 to 0, 1, 1, respectively. Do not set the other values.
 - 3. If the watchdog timer is stopped by setting WDCS4 and WDCS3 to 1 and \times , respectively, an internal reset signal is not generated even if the following processing is performed.
 - WDTM is written a second time.
 - A 1-bit memory manipulation instruction is executed to WDTE.
 - A value other than ACH is written to WDTE.

Caution In this mode, watchdog timer operation is stopped during HALT/STOP instruction execution.

After HALT/STOP mode is released, counting is started again using the operation clock of the watchdog timer set before HALT/STOP instruction execution by WDTM. At this time, the counter is not cleared to 0 but holds its value.

For the watchdog timer operation during STOP mode and HALT mode in each status, see **11.4.3 Watchdog timer** operation in STOP mode and **11.4.4 Watchdog timer operation in HALT mode**.


11.4.3 Watchdog timer operation in STOP mode (when "Ring-OSC can be stopped by software" is selected by mask option)

The watchdog timer stops counting during STOP instruction execution regardless of whether the X1 input clock or Ring-OSC clock is being used.

(1) When the CPU clock and the watchdog timer operation clock are the X1 input clock (fxp) when the STOP instruction is executed

When STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is released, counting stops for the oscillation stabilization time set by the oscillation stabilization time select register (OSTS) and then counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.


Figure 11-4. Operation in STOP Mode (CPU Clock and WDT Operation Clock: X1 Input Clock)



(2) When the CPU clock is the X1 input clock (fxP) and the watchdog timer operation clock is the Ring-OSC clock (fR) when the STOP instruction is executed

When the STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is released, counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.

Figure 11-5. Operation in STOP Mode (CPU Clock: X1 Input Clock, WDT Operation Clock: Ring-OSC Clock)




(3) When the CPU clock is the Ring-OSC clock (fR) and the watchdog timer operation clock is the X1 input clock (fxP) when the STOP instruction is executed

When the STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is released, counting is stopped until the timing of <1> or <2>, whichever is earlier, and then counting is started using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.


- <1> The oscillation stabilization time set by the oscillation stabilization time select register (OSTS) elapses.
- <2> The CPU clock is switched to the X1 input clock (fxp).

Figure 11-6. Operation in STOP Mode (CPU Clock: Ring-OSC Clock, WDT Operation Clock: X1 Input Clock)

<1> Timing when counting is started after the oscillation stabilization time set by the oscillation stabilization time select register (OSTS) has elapsed



<2> Timing when counting is started after the CPU clock is switched to the X1 input clock (fxp)




Note Confirm the oscillation stabilization time of f_{XP} using the oscillation stabilization time counter status register (OSTC).

(4) When CPU clock and watchdog timer operation clock are the Ring-OSC clocks (fR) during STOP instruction execution

When the STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is released, counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.

Figure 11-7. Operation in STOP Mode (CPU Clock and WDT Operation Clock: Ring-OSC Clock)



11.4.4 Watchdog timer operation in HALT mode (when "Ring-OSC can be stopped by software" is selected by mask option)

The watchdog timer stops counting during HALT instruction execution regardless of whether the CPU clock is the X1 input clock (f_{XP}), Ring-OSC clock (f_{R}), or subsystem clock (f_{XT}), or whether the operation clock of the watchdog timer is the X1 input clock (f_{XP}) or Ring-OSC clock (f_{R}). After HALT mode is released, counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.




Figure 11-8. Operation in HALT Mode

CHAPTER 12 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER


12.1 Functions of Clock Output/Buzzer Output Controller

The clock output controller is intended for carrier output during remote controlled transmission and clock output for supply to peripheral LSIs. The clock selected with the clock output selection register (CKS) is output.

In addition, the buzzer output is intended for square-wave output of buzzer frequency selected with CKS.

Figure 12-1 shows the block diagram of clock output/buzzer output controller.

Figure 12-1. Block Diagram of Clock Output/Buzzer Output Controller



12.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller consists of the following hardware.

Table 12-1. Clock Output/Buzzer Output Controller Configuration

Item	Configuration
Control registers	Clock output selection register (CKS) Port mode register 14 (PM14) Port register 14 (P14)

12.3 Register Controlling Clock Output/Buzzer Output Controller

The following two registers are used to control the clock output/buzzer output controller.

- Clock output selection register (CKS)
- Port mode register 14 (PM14)

(1) Clock output selection register (CKS)

This register sets output enable/disable for clock output (PCL) and for the buzzer frequency output (BUZ), and sets the output clock.

CKS is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears CKS to 00H.

Figure 12-2. Format of Clock Output Selection Register (CKS)

Address: FF40H After reset: 00H R/W

Symbol <7> 5 <4> 3 2 1 0 CKS **BZOE** BCS1 BCS0 CLOE CCS3 CCS2 CCS1 CCS0

BZOE	BUZ output enable/disable specification
0	Clock division circuit operation stopped. BUZ fixed to low level.
1	Clock division circuit operation enabled. BUZ output enabled.

BCS1	BCS0	BUZ output clock selection
0	0	fx/2 ¹⁰ (9.77 kHz)
0	1	fx/2 ¹¹ (4.88 kHz)
1	0	fx/2 ¹² (2.44 kHz)
1	1	fx/2 ¹³ (1.22 kHz)

CLOE	PCL output enable/disable specification					
0	Clock division circuit operation stopped. PCL fixed to low level.					
1	Clock division circuit operation enabled. PCL output enabled.					

CCS3	CCS2	CCS1	CCS0	PCL output clock selection
0	0	0	0	fx (10 MHz)
0	0	0	1	fx/2 (5 MHz)
0	0	1	0	fx/2 ² (2.5 MHz)
0	0	1	1	fx/2 ³ (1.25 MHz)
0	1	0	0	fx/2 ⁴ (625 kHz)
0	1	0	1	fx/2 ⁵ (312.5 kHz)
0	1	1	0	fx/2 ⁶ (156.25 kHz)
0	1	1	1	fx/2 ⁷ (78.125 kHz)
1	0	0	0	fxт (32.768 kHz)
	Other tha	an above		Setting prohibited

Remarks 1. fx: X1 input clock oscillation frequency

2. fxT: Subsystem clock oscillation frequency

3. Figures in parentheses are for operation with fx = 10 MHz or fxT = 32.768 kHz.

(2) Port mode register 14 (PM14)

This register sets port 14 input/output in 1-bit units.

When using the P140/INTP6/PCL pin for clock output and the P141/BUSY0/INTP7/BUZ pin for buzzer output, clear PM140, PM141 and the output latch of P140, P141 to 0.

PM14 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM14 to FFH.

Figure 12-3. Format of Port Mode Register 14 (PM14)

Address:	FF2EH	After reset:	FFH R	W				
Symbol	7	6	5	4	3	2	1	0
PM14	1	1	PM145	PM144	PM143	PM142	PM141	PM140

PM14n	P14n pin I/O mode selection (n = 0 to 5)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

12.4 Clock Output/Buzzer Output Controller Operations


12.4.1 Clock output operation

The clock pulse is output as the following procedure.

- <1> Select the clock pulse output frequency with bits 0 to 3 (CCS0 to CCS3) of the clock output selection register (CKS) (clock pulse output in disabled status).
- <2> Set bit 4 (CLOE) of CKS to 1 to enable clock output.

Remark The clock output controller is designed not to output pulses with a small width during output enable/disable switching of the clock output. As shown in Figure 12-4, be sure to start output from the low period of the clock (marked with * in the figure). When stopping output, do so after securing high level of the clock.

Figure 12-4. Remote Control Output Application Example



12.4.2 Operation as buzzer output

The buzzer frequency is output as the following procedure.

- <1> Select the buzzer output frequency with bits 5 and 6 (BCS0, BCS1) of the clock output selection register (CKS) (buzzer output in disabled status).
- <2> Set bit 7 (BZOE) of CKS to 1 to enable buzzer output.

CHAPTER 13 A/D CONVERTER

13.1 Functions of A/D Converter

The A/D converter converts an analog input signal into a digital value, and consists of up to eight channels (ANI0 to ANI7) with a resolution of 10 bits.

The A/D converter has the following two functions.

(1) 10-bit resolution A/D conversion

10-bit resolution A/D conversion is carried out repeatedly for one channel selected from analog inputs ANI0 to ANI7. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated.

(2) Power-fail detection function

(ADS)

This function is used to detect a voltage drop in a battery. The A/D conversion result (ADCR register value) and power-fail comparison threshold register (PFT) value are compared. INTAD is generated only when a comparative condition has been matched.

ADCS bit ANI0/P20 © Sample & hold circuit ANI1/P21 © ANI2/P22 © Voltage comparator Selector Fap selector ANI3/P23 © ANI4/P24 (3) ANI5/P25 @ AVss 777 ANI6/P26 ⊚ ANI7/P27 @-Successive approximation ⊕ AVss register (SAR) - INTAD Controller Comparato A/D conversion result Power-fail comparison register (ADCR) threshold register (PFT) 3 PFCM ADS2 ADS1 ADS0 ADCS FR2 FR1 FR0 ADCE PFEN Analog input channel A/D converter mode Power-fail comparison specification register register (ADM) mode register (PFM)

Figure 13-1. Block Diagram of A/D Converter

277

Internal bus

13.2 Configuration of A/D Converter

The A/D converter consists of the following hardware.

Table 13-1. Registers of A/D Converter Used on Software

Item	Configuration
Registers	Successive approximation register (SAR)
	A/D conversion result register (ADCR)
	A/D converter mode register (ADM)
	Analog input channel specification register (ADS)
	Power-fail comparison mode register (PFM)
	Power-fail comparison threshold register (PFT)

(1) ANI0 to ANI7 pins

These are the analog input pins of the 8-channel A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin by the analog input channel specification register (ADS) can be used as input port pins.

(2) Sample & hold circuit

★ The sample & hold circuit samples the input signal of the analog input pin selected by the selector when A/D conversion is started, and holds the sampled analog input voltage value during A/D conversion.

(3) Series resistor string

The series resistor string is connected between AVREF and AVss, and generates a voltage to be compared with the analog input signal.

(4) Voltage comparator

★ The voltage comparator compares the sampled analog input voltage and the output voltage of the series resistor string.

(5) Successive approximation register (SAR)

This register compares the sampled analog voltage and the voltage of the series resistor string, and converts the result, starting from the most significant bit (MSB).

When the voltage value is converted into a digital value down to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register are transferred to the A/D conversion result register (ADCR).

(6) A/D conversion result register (ADCR)

The result of A/D conversion is loaded from the successive approximation register (SAR) to this register each time A/D conversion is completed, and the ADCR register holds the result of A/D conversion in its higher 10 bits (the lower 6 bits are fixed to 0).

★ (7) Controller

When A/D conversion has been completed or when the power-fail detection function is used, this controller compares the result of A/D conversion (value of the ADCR register) and the value of the power-fail comparison threshold register (PFT). It generates the interrupt INTAD only if a specified comparison condition is satisfied as a result.

(8) AVREF pin

This pin inputs an analog power/reference voltage to the A/D converter. Always use this pin at the same potential as that of the VDD pin even when the A/D converter is not used.

The signal input to ANI0 to ANI7 is converted into a digital signal, based on the voltage applied across AVREF and AVss.

In the standby mode, the current flowing through the series resistor string can be reduced by lowering the voltage input to the AVREF pin to the AVss level.

(9) AVss pin

This is the ground potential pin of the A/D converter. Always use this pin at the same potential as that of the Vss pin even when the A/D converter is not used.

★ (10) A/D converter mode register (ADM)

This register is used to set the conversion time of the analog input signal to be converted, and to start or stop the conversion operation.

★ (11) Analog input channel specification register (ADS)

This register is used to specify the port that inputs the analog voltage to be converted into a digital signal.

★ (12) Power-fail comparison mode register (PFM)

This register is used to set the power-fail monitor mode.

★ (13) Power-fail comparison threshold register (PFT)

This register is used to set the threshold value that is to be compared with the value of the A/D conversion result register (ADCR).

13.3 Registers Used in A/D Converter

The A/D converter uses the following five registers.

- A/D converter mode register (ADM)
- Analog input channel specification register (ADS)
- A/D conversion result register (ADCR)
- Power-fail comparison mode register (PFM)
- Power-fail comparison threshold register (PFT)

(1) A/D converter mode register (ADM)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion.

ADM can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 13-2. Format of A/D Converter Mode Register (ADM)

Address:	FF28H	After res	set: 00H	R/W				
Symbol	<7>	6	5	4	3	2	1	<0>
ADM	ADCS	0	FR2	FR1	FR0	0	0	ADCE

ADCS	A/D conversion operation control			
0	Stops conversion operation			
1	Enables conversion operation			

FR2	FR1	FR0	Conversion time selection ^{Note 1}				
				fx = 2 MHz	fx = 8.38 MHz	fx = 10 MHz	
0	0	0	288/fx	144μs	34.3 μs	28.8 μs	
0	0	1	240/fx	120 μs	28.6 μs	24.0 μs	
0	1	0	192/fx	96 μs	22.9 μs	19.2 <i>μ</i> s	
1	0	0	144/fx	72 μs	17.2 μs	14.4 μs	
1	0	1	120/fx	60 μs	14.3 μs	12.0 μs	
1	1	0	96/fx	48 μs	11.5 <i>μ</i> s	9.6 μs	
Other than above			Setting prohibited				

ADCE	Boost reference voltage generator operation control ^{Note 2}			
0	Stops operation of reference voltage generator			
1	Enables operation of reference voltage generator			

Notes 1. Set so that the A/D conversion time is as follows.

• Standard products, (A) grade products: 14 μ s or longer but less than 100 μ s • (A1) grade products: 14 μ s or longer but less than 60 μ s

• (A2) grade products: 16 μ s or longer but less than 48 μ s

2. A booster circuit is incorporated to realize low-voltage operation. The operation of the circuit that generates the reference voltage for boosting is controlled by ADCE, and it takes 14 μ s from operation start to operation stabilization. Therefore, when ADCS is set to 1 after 14 μ s or more has elapsed from the time ADCE is set to 1, the conversion result at that time has priority over the first conversion result.


Remark fx: X1 input clock oscillation frequency

Table 13-2. Settings of ADCS and ADCE

ADCS	ADCE	A/D Conversion Operation			
0	0	Stop status (DC power consumption path does not exist)			
0	1	Conversion waiting mode (only reference voltage generator consumes power)			
1	0	Conversion mode (reference voltage generator operation stopped ^{Note})			
1	1	Conversion mode (reference voltage generator operates)			

Note Data of first conversion cannot be used.

Figure 13-3. Timing Chart When Boost Reference Voltage Generator Is Used



- **Note** The time from the rising of the ADCE bit to the falling of the ADCS bit must be 14 μ s or longer to stabilize the reference voltage.
 - Cautions 1. A/D conversion must be stopped before rewriting bits FR0 to FR2 to values other than the identical data.
 - 2. For the sampling time of the A/D converter and the A/D conversion start delay time, see (11) in 13.6 Cautions for A/D Converter.
 - 3. If data is written to ADM, a wait cycle is generated. Do not write data to ADM when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

Remark fx: X1 input clock oscillation frequency

(2) Analog input channel specification register (ADS)

This register specifies the input port of the analog voltage to be A/D converted.

ADS can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 13-4. Format of Analog Input Channel Specification Register (ADS)

Address:	FF29H	After re	set: 00H	R/W				
Symbol	7	6	5	4	3	2	1	0
ADS	0	0	0	0	0	ADS2	ADS1	ADS0

ADS2	ADS1	ADS0	Analog input channel specification
0	0	0	ANI0
0	0	1	ANI1
0	1	0	ANI2
0	1	1	ANI3
1	0	0	ANI4
1	0	1	ANI5
1	1	0	ANI6
1	1	1	ANI7

Cautions 1. Be sure to clear bits 3 to 7 of ADS to 0.

2. If data is written to ADS, a wait cycle is generated. Do not write data to ADS when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

(3) A/D conversion result register (ADCR)


This register is a 16-bit register that stores the A/D conversion result. The lower six bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register, and is stored in

★ ADCR in order starting from the most significant bit (MSB). FF09H indicates the higher 8 bits of the conversion result, and FF08H indicates the lower 2 bits of the conversion result.

ADCR can be read by a 16-bit memory manipulation instruction.

RESET input makes ADCR undefined.

Figure 13-5. Format of A/D Conversion Result Register (ADCR)



- Cautions 1. When writing to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using timing other than the above may cause an incorrect conversion result to be read.
 - 2. If data is read from ADCR, a wait cycle is generated. Do not read data from ADCR when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

(4) Power-fail comparison mode register (PFM)

The power-fail comparison mode register (PFM) is used to compare the A/D conversion result (value of the ADCR register) and the value of the power-fail comparison threshold register (PFT).

PFM can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 13-6. Format of Power-Fail Comparison Mode Register (PFM)

Address:	FF2AH	After re	set: 00H	R/W				
Symbol	<7>	<6>	5	4	3	2	1	0
PFM	PFEN	PFCM	0	0	0	0	0	0

PFEN	Power-fail comparison enable			
0	Stops power-fail comparison (used as a normal A/D converter)			
1	Enables power-fail comparison (used for power-fail detection)			

PFCM		Power-fail comparison mode selection		
0	Higher 8 bits of ADCR ≥ PFT	Interrupt request signal (INTAD) generation		
	Higher 8 bits of ADCR < PFT	No INTAD generation		
1	Higher 8 bits of ADCR ≥ PFT	No INTAD generation		
1	Higher 8 bits of ADCR < PFT	INTAD generation		

Caution If data is written to PFM, a wait cycle is generated. Do not write data to PFM when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

(5) Power-fail comparison threshold register (PFT)


The power-fail comparison threshold register (PFT) is a register that sets the threshold value when comparing the values with the A/D conversion result.

8-bit data in PFT is compared to the higher 8 bits (FF09H) of the 10-bit A/D conversion result.

PFT can be set by an 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 13-7. Format of Power-Fail Comparison Threshold Register (PFT)



Caution If data is written to PFT, a wait cycle is generated. Do not write data to PFT when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

13.4 A/D Converter Operations

13.4.1 Basic operations of A/D converter

- <1> Select one channel for A/D conversion using the analog input channel specification register (ADS).
- \star <2> Set ADCE to 1 and wait for 14 μ s or longer.
- ★ <3> Set ADCS to 1 and start the conversion operation.
 (<4> to <10> are operations performed by hardware.)
 - <4> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
 - <5> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the input analog voltage is held until the A/D conversion operation has ended.
 - <6> Bit 9 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to (1/2) AVREF by the tap selector.
 - <7> The voltage difference between the series resistor string voltage tap and analog input is compared by the voltage comparator. If the analog input is greater than (1/2) AVREF, the MSB of SAR remains set to 1. If the analog input is smaller than (1/2) AVREF, the MSB is reset to 0.
 - <8> Next, bit 8 of SAR is automatically set to 1, and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 9, as described below.
 - Bit 9 = 1: (3/4) AVREF
 - Bit 9 = 0: (1/4) AVREF

The voltage tap and analog input voltage are compared and bit 8 of SAR is manipulated as follows.

- Analog input voltage ≥ Voltage tap: Bit 8 = 1
- Analog input voltage < Voltage tap: Bit 8 = 0
- <9> Comparison is continued in this way up to bit 0 of SAR.
- <10> Upon completion of the comparison of 10 bits, an effective digital result value remains in SAR, and the result value is transferred to the A/D conversion result register (ADCR) and then latched.

At the same time, the A/D conversion end interrupt request (INTAD) can also be generated.

★ <11> Repeat steps <4> to <10>, until ADCS is cleared to 0.

To stop the A/D converter, clear ADCS to 0.

To restart A/D conversion from the status of ADCE = 1, start from <3>. To restart A/D conversion from the status of ADCE = 0, however, start from <2>.




Figure 13-8. Basic Operation of A/D Converter

A/D conversion operations are performed continuously until bit 7 (ADCS) of the A/D converter mode register (ADM) is reset (0) by software.

If a write operation is performed to one of the ADM, analog input channel specification register (ADS), power-fail comparison mode register (PFM), or power-fail comparison threshold register (PFT) during an A/D conversion operation, the conversion operation is initialized, and if the ADCS bit is set (1), conversion starts again from the beginning.

RESET input makes the A/D conversion result register (ADCR) undefined.

13.4.2 Input voltage and conversion results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI7) and the theoretical A/D conversion result (stored in the A/D conversion result register (ADCR)) is shown by the following expression.

$$SAR = INT \left(\frac{V_{AIN}}{AV_{REF}} \times 1024 + 0.5 \right)$$

★ ADCR = SAR x 64

or

$$\star \qquad (ADCR - 0.5) \times \frac{AV_{REF}}{1024} \le V_{AIN} < (ADCR + 0.5) \times \frac{AV_{REF}}{1024}$$

where, INT(): Function which returns integer part of value in parentheses


Vain: Analog input voltage AVREF: AVREF pin voltage

ADCR: A/D conversion result register (ADCR) value

SAR: Successive approximation register

Figure 13-9 shows the relationship between the analog input voltage and the A/D conversion result.

Figure 13-9. Relationship Between Analog Input Voltage and A/D Conversion Result



A/D conversion result (ADCR)

Input voltage/AVREF

13.4.3 A/D converter operation mode

The operation mode of the A/D converter is the select mode. One channel of analog input is selected from ANI0 to ANI7 by the analog input channel specification register (ADS) and A/D conversion is executed.

In addition, the following two functions can be selected by setting of bit 7 (PFEN) of the power-fail comparison mode register (PFM).

- Normal 10-bit A/D converter (PFEN = 0)
- Power-fail detection function (PFEN = 1)

(1) A/D conversion operation (when PFEN = 0)

By setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 1 and bit 7 (PFEN) of the power-fail comparison mode register (PFM) to 0, the A/D conversion operation of the voltage, which is applied to the analog input pin specified by the analog input channel specification register (ADS), is started.

When A/D conversion has been completed, the result of the A/D conversion is stored in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is generated. Once the A/D conversion has started and when one A/D conversion has been completed, the next A/D conversion operation is immediately started. The A/D conversion operations are repeated until new data is written to ADS.

- If ADM, ADS, the power-fail comparison mode register (PFM), and the power-fail comparison threshold register (PFT) are rewritten during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning.
- If 0 is written to ADCS during A/D conversion, A/D conversion is immediately stopped. At this time, the conversion result is undefined.




Figure 13-10. A/D Conversion Operation

Remarks 1. n = 0 to 7

2. m = 0 to 7

(2) Power-fail detection function (when PFEN = 1)

By setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 1 and bit 7 (PFEN) of the power-fail comparison mode register (PFM) to 1, the A/D conversion operation of the voltage applied to the analog input pin specified by the analog input channel specification register (ADS) is started.

When the A/D conversion has been completed, the result of the A/D conversion is stored in the A/D conversion result register (ADCR), the values are compared with power-fail comparison threshold register (PFT), and an interrupt request signal (INTAD) is generated under the condition specified by bit 6 (PFCM) of PFM.

- ★ <1> When PFEN = 1 and PFCM = 0
 The higher 8 bits of ADCR and PFT values are compared when A/D conversion ends and INTAD is only generated when the higher 8 bits of ADCR ≥ PFT.
- * <2> When PFEN = 1 and PFCM = 1
 The higher 8 bits of ADCR and PFT values are compared when A/D conversion ends and INTAD is only generated when the higher 8 bits of ADCR < PFT.
 </p>




Figure 13-11. Power-Fail Detection (When PFEN = 1 and PFCM = 0)

Note If the conversion result is not read before the end of the next conversion after INTAD is output, the result is replaced by the next conversion result.

Remark n = 0 to 7

The setting methods are described below.

- When used as A/D conversion operation
 - <1> Set bit 0 (ADCE) of the A/D converter mode register (ADM) to 1.
 - <2> Select the channel and conversion time using bits 2 to 0 (ADS2 to ADS0) of the analog input channel specification register (ADS) and bits 5 to 3 (FR2 to FR0) of ADM.
 - <3> Set bit 7 (ADCS) of ADM to 1.
 - <4> An interrupt request signal (INTAD) is generated.
 - <5> Transfer the A/D conversion data to the A/D conversion result register (ADCR).

<Change the channel>

- <6> Change the channel using bits 2 to 0 (ADS2 to ADS0) of ADS.
- <7> An interrupt request signal (INTAD) is generated.
- <8> Transfer the A/D conversion data to the A/D conversion result register (ADCR).

<Complete A/D conversion>

- <9> Clear ADCS to 0.
- <10> Clear ADCE to 0.

Cautions 1. Make sure the period of <1> to <3> is 14 μ s or more.

- 2. It is no problem if the order of <1> and <2> is reversed.
- 3. <1> can be omitted. However, do not use the first conversion result after <3> in this
- 4. The period from <4> to <7> differs from the conversion time set using bits 5 to 3 (FR2 to FR0) of ADM. The period from <6> to <7> is the conversion time set using FR2 to FR0.
- When used as power-fail function
 - <1> Set bit 7 (PFEN) of the power-fail comparison mode register (PFM).
 - <2> Set power-fail comparison condition using bit 6 (PFCM) of PFM.
 - <3> Set bit 0 (ADCE) of the A/D converter mode register (ADM) to 1.
 - <4> Select the channel and conversion time using bits 2 to 0 (ADS2 to ADS0) of the analog input channel specification register (ADS) and bits 5 to 3 (FR2 to FR0) of ADM.
 - <5> Set a threshold value to the power-fail comparison threshold register (PFT).
 - <6> Set bit 7 (ADCS) of ADM to 1.
 - <7> Transfer the A/D conversion data to the A/D conversion result register (ADCR).
 - <8> The higher 8 bits of ADCR and PFT are compared and an interrupt request signal (INTAD) is generated if the conditions match.

<Change the channel>

- <9> Change the channel using bits 2 to 0 (ADS2 to ADS0) of ADS.
- <10> Transfer the A/D conversion data to the A/D conversion result register (ADCR).
- <11> The higher 8 bits of ADCR and the power-fail comparison threshold register (PFT) are compared and an interrupt request signal (INTAD) is generated if the conditions match.

<Complete A/D conversion>

- <12> Clear ADCS to 0.
- <13> Clear ADCE to 0.
- Cautions 1. Make sure the period of <3> to <6> is 14 μ s or more.
 - 2. It is no problem if the order of <3>, <4>, and <5> is changed.
 - 3. <3> must not be omitted if the power-fail function is used.
 - 4. The period from <7> to <11> differs from the conversion time set using bits 5 to 3 (FR2 to FR0) of ADM. The period from <9> to <11> is the conversion time set using FR2 to FR0.

13.5 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 10 bits.

$$1LSB = 1/2^{10} = 1/1024$$

= 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value.

Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

(3) Quantization error

When analog values are converted to digital values, a $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.

Figure 13-12. Overall Error





Figure 13-13. Quantization Error



(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0......000 to 0......001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0.....001 to 0......010.

(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale – 3/2LSB) when the digital output changes from 1......110 to 1......111.

(6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

(7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.

Figure 13-14. Zero-Scale Error




Figure 13-16. Integral Linearity Error




Figure 13-15. Full-Scale Error





Figure 13-17. Differential Linearity Error




(8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained.

The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.




13.6 Cautions for A/D Converter

(1) Operating current in standby mode

The A/D converter stops operating in the standby mode. At this time, the operating current can be reduced by clearing bit 7 (ADCS) of the A/D converter mode register (ADM) to 0.

Figure 13-18 shows the circuit configuration of the series resistor string.

Figure 13-18. Circuit Configuration of Series Resistor String



(2) Input range of ANI0 to ANI7

Observe the rated range of the ANI0 to ANI7 input voltage. If a voltage of AVREF or higher and AVss or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

(3) Conflicting operations

- <1> Conflict between A/D conversion result register (ADCR) write and ADCR read by instruction upon the end of conversion
 - ADCR read has priority. After the read operation, the new conversion result is written to ADCR.
- <2> Conflict between ADCR write and A/D converter mode register (ADM) write or analog input channel specification register (ADS) write upon the end of conversion
 - ADM or ADS write has priority. ADCR write is not performed, nor is the conversion end interrupt signal (INTAD) generated.

(4) Noise countermeasures

To maintain the 10-bit resolution, attention must be paid to noise input to the AVREF pin and pins ANI0 to ANI7. Because the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally, as shown in Figure 13-19, to reduce noise.




Figure 13-19. Analog Input Pin Connection

(5) ANI0/P20 to ANI7/P27

- <1> The analog input pins (ANI0 to ANI7) are also used as input port pins (P20 to P27).
 When A/D conversion is performed with any of ANI0 to ANI7 selected, do not access port 2 while conversion is in progress; otherwise the conversion resolution may be degraded.
- <2> If a digital pulse is applied to the pins adjacent to the pins currently used for A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, do not apply a pulse to the pins adjacent to the pin undergoing A/D conversion.

(6) Input impedance of ANI0 to ANI7 pins

In this A/D converter, the internal sampling capacitor is charged and sampling is performed for approx. one sixth of the conversion time.

Since only the leakage current flows other than during sampling and the current for charging the capacitor also flows during sampling, the input impedance fluctuates and has no meaning.

To perform sufficient sampling, however, it is recommended to make the output impedance of the analog input source 10 k Ω or lower, or attach a capacitor of around 100 pF to the ANI0 to ANI7 pins (see **Figure 13-19**).

(7) AVREF pin input impedance

A series resistor string of several tens of 10 k Ω is connected between the AVREF and AVss pins.

Therefore, if the output impedance of the reference voltage source is high, this will result in a series connection to the series resistor string between the AVREF and AVss pins, resulting in a large reference voltage error.

(8) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.




Figure 13-20. Timing of A/D Conversion End Interrupt Request Generation

Remarks 1. n = 0 to 7

2. m = 0 to 7

(9) Conversion results just after A/D conversion start

* The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 14 μs after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.

(10) A/D conversion result register (ADCR) read operation

When a write operation is performed to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using a timing other than the above may cause an incorrect conversion result to be read.

(11) A/D converter sampling time and A/D conversion start delay time

The A/D converter sampling time differs depending on the set value of the A/D converter mode register (ADM). The delay time exists until actual sampling is started after A/D converter operation is enabled.

When using a set in which the A/D conversion time must be strictly observed, care is required for the contents shown in Figure 13-21 and Table 13-3.

ADCS ← 1 or ADS rewrite **ADCS** Sampling timing INTAD Wait A/D Sampling Sampling time period conversion time start delay time Conversion time Conversion time

Figure 13-21. Timing of A/D Converter Sampling and A/D Conversion Start Delay

Table 13-3. A/D Converter Sampling Time and A/D Conversion Start Delay Time (ADM Set Value)

FR2	FR1	FR0	Conversion Time Sampling Time A/D Conversion Start Delay Ti			tart Delay Time ^{Note}
					MIN.	MAX.
0	0	0	288/fx	40/fx	32/fx	36/fx
0	0	1	240/fx	32/fx	28/fx	32/fx
0	1	0	192/fx	24/fx	24/fx	28/fx
1	0	0	144/fx	20/fx	16/fx	18/fx
1	0	1	120/fx	16/fx	14/fx	16/fx
1	1	0	96/fx	12/fx	12/fx	14/fx
Other than above			Setting prohibited	_	_	_

Note The A/D conversion start delay time is the time after wait period. For the wait function, see CHAPTER 35 CAUTIONS FOR WAIT.

Remark fx: X1 clock oscillation frequency

★ (12) Register generating wait cycle

Do not read data from the ADCR register and do not write data to the ADM, ADS, PFM, and PFT registers while the CPU is operating on the subsystem clock and while oscillation of the clock input to X1 is stopped.

★ (13) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

Figure 13-22. Internal Equivalent Circuit of ANIn Pin




Table 13-4. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

AVREF	R1	R2	C1	C2	С3
2.7 V	12 kΩ	8 kΩ	8 pF	3 pF	2 pF
4.5 V	4 kΩ	2.7 kΩ	8 pF	1.4 pF	2 pF

Remarks 1. The resistance and capacitance values shown in Table 13-4 are not guaranteed values.

2. n = 0 to 7

CHAPTER 14 SERIAL INTERFACE UARTO

14.1 Functions of Serial Interface UARTO

Serial interface UART0 has the following two modes.

(1) Operation stop mode

This mode is used when serial communication is not executed and can enable a reduction in the power consumption.

For details, see 14.4.1 Operation stop mode.

(2) Asynchronous serial interface (UART) mode

The functions of this mode are outlined below.

For details, see 14.4.2 Asynchronous serial interface (UART) mode and 14.4.3 Dedicated baud rate generator.

• Two-pin configuration TxD0: Transmit data output pin

RxB0: Receive data input pin


- Length of communication data can be selected from 7 or 8 bits.
- Dedicated on-chip 5-bit baud rate generator allowing any baud rate to be set
- Transmission and reception can be performed independently.
- · Four operating clock inputs selectable
- · Fixed to LSB-first communication
- Cautions 1. If clock supply to serial interface UART0 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART0 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD0 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER0 = 0, RXE0 = 0, and TXE0 = 0.
 - 2. Set POWER0 = 1 and then set TXE0 = 1 (transmission) or RXE0 = 1 (reception) to start communication.
 - 3. TXE0 and RXE0 are synchronized by the base clock (fxclko) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.

14.2 Configuration of Serial Interface UART0

Serial interface UART0 consists of the following hardware.

Table 14-1. Configuration of Serial Interface UARTO

Item	Configuration
Registers Receive buffer register 0 (RXB0) Receive shift register 0 (RXS0) Transmit shift register 0 (TXS0)	
Control registers	Asynchronous serial interface operation mode register 0 (ASIM0) Asynchronous serial interface reception error status register 0 (ASIS0) Baud rate generator control register 0 (BRGC0) Port mode register 1 (PM1) Port register 1 (P1)



★ Figure 14-1. Block Diagram of Serial Interface UART0

(1) Receive buffer register 0 (RXB0)

This 8-bit register stores parallel data converted by receive shift register 0 (RXS0).

Each time 1 byte of data has been received, new receive data is transferred to this register from receive shift register 0 (RXS0).

If the data length is set to 7 bits the receive data is transferred to bits 0 to 6 of RXB0 and the MSB of RXB0 is always 0.

If an overrun error (OVE0) occurs, the receive data is not transferred to RXB0.

RXB0 can be read by an 8-bit memory manipulation instruction. No data can be written to this register.

RESET input or POWER0 = 0 sets this register to FFH.

(2) Receive shift register 0 (RXS0)

This register converts the serial data input to the RxD0 pin into parallel data.

RXS0 cannot be directly manipulated by a program.

(3) Transmit shift register 0 (TXS0)

This register is used to set transmit data. Transmission is started when data is written to TXS0, and serial data is transmitted from the TxD0 pins.

TXS0 can be written by an 8-bit memory manipulation instruction. This register cannot be read.

RESET input, POWER0 = 0, or TXE0 = 0 sets this register to FFH.

Caution Do not write the next transmit data to TXS0 before the transmission completion interrupt signal (INTST0) is generated.

14.3 Registers Controlling Serial Interface UART0

Serial interface UART0 is controlled by the following five registers.

- Asynchronous serial interface operation mode register 0 (ASIM0)
- Asynchronous serial interface reception error status register 0 (ASIS0)
- Baud rate generator control register 0 (BRGC0)
- Port mode register 1 (PM1)
- Port register 1 (P1)

(1) Asynchronous serial interface operation mode register 0 (ASIM0)

This 8-bit register controls the serial communication operations of serial interface UARTO.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 01H.

Figure 14-2. Format of Asynchronous Serial Interface Operation Mode Register 0 (ASIM0) (1/2)

Address: FF70H After reset: 01H R/W

Symbol <7> <6> <5> 4 3 2 1 0 ASIM0 POWER0 PS01 PS00 CL0 TXE0 RXE0 SL0 1

POWER0	Enables/disables operation of internal operation clock
O ^{Note 1}	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit ^{Note 2} .
1	Enables operation of the internal operation clock.

TXE0 Enables/disables transmission	
0 Disables transmission (synchronously resets the transmission circuit).	
1 Enables transmission.	

RXE0	RXE0 Enables/disables reception			
0	Disables reception (synchronously resets the reception circuit).			
1	1 Enables reception.			

- **Notes 1.** The input from the $R \times D0$ pin is fixed to high level when POWER0 = 0.
 - 2. Asynchronous serial interface reception error status register 0 (ASIS0), transmit shift register 0 (TXS0), and receive buffer register 0 (RXB0) are reset.

303

Figure 14-2. Format of Asynchronous Serial Interface Operation Mode Register 0 (ASIM0) (2/2)

PS01	PS00	Transmission operation	Reception operation
0	0	Does not output parity bit.	Reception without parity
0	1	Outputs 0 parity.	Reception as 0 parity ^{Note}
1	0	Outputs odd parity.	Judges as odd parity.
1	1	Outputs even parity.	Judges as even parity.

CL0	Specifies character length of transmit/receive data			
0	Character length of data = 7 bits			
1	Character length of data = 8 bits			

SL0	Specifies number of stop bits of transmit data		
0	Number of stop bits = 1		
1	Number of stop bits = 2		

Note If "reception as 0 parity" is selected, the parity is not judged. Therefore, bit 2 (PE0) of asynchronous serial interface reception error status register 0 (ASIS0) is not set and the error interrupt does not occur.

- ★ Cautions 1. At startup, set POWER0 to 1 and then set TXE0 to 1. To stop the operation, clear TXE0 to 0, and then clear POWER0 to 0.
- 2. At startup, set POWER0 to 1 and then set RXE0 to 1. To stop the operation, clear RXE0 to 0, and then clear POWER0 to 0.
 - 3. Set POWER0 to 1 and then set RXE0 to 1 while a high level is input to the RxD0 pin. If POWER0 is set to 1 and RXE0 is set to 1 while a low level is input, reception is started.
 - 4. TXE0 and RXE0 are synchronized by the base clock (fxclko) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.
 - 5. Clear the TXE0 and RXE0 bits to 0 before rewriting the PS01, PS00, and CL0 bits.
 - 6. Make sure that TXE0 = 0 when rewriting the SL0 bit. Reception is always performed with "number of stop bits = 1", and therefore, is not affected by the set value of the SL0 bit.
 - 7. Be sure to set bit 0 to 1.

(2) Asynchronous serial interface reception error status register 0 (ASIS0)

This register indicates an error status on completion of reception by serial interface UARTO. It includes three error flag bits (PE0, FE0, OVE0).

This register is read-only by an 8-bit memory manipulation instruction.

RESET input clears this register to 00H if bit 7 (POWER0) and bit 5 (RXE0) of ASIM0 = 0. 00H is read when this register is read.

Figure 14-3. Format of Asynchronous Serial Interface Reception Error Status Register 0 (ASIS0)

Address: FF73H After reset: 00H R

Symbol	7	6	5	4	3	2	1	0
ASIS0	0	0	0	0	0	PE0	FE0	OVE0

PE0	Status flag indicating parity error		
0	If POWER0 = 0 and RXE0 = 0, or if ASIS0 register is read.		
1	If the parity of transmit data does not match the parity bit on completion of reception.		

FE0	Status flag indicating framing error	
0	If POWER0 = 0 and RXE0 = 0, or if ASIS0 register is read.	
1	If the stop bit is not detected on completion of reception.	

OVE0	Status flag indicating overrun error
0	If POWER0 = 0 and RXE0 = 0, or if ASIS0 register is read.
1	If receive data is set to the RXB register and the next reception operation is completed before the data is read.

Cautions 1. The operation of the PE0 bit differs depending on the set values of the PS01 and PS00 bits of asynchronous serial interface operation mode register 0 (ASIM0).

- Only the first bit of the receive data is checked as the stop bit, regardless of the number of stop bits.
- 3. If an overrun error occurs, the next receive data is not written to receive buffer register 0 (RXB0) but discarded.
- 4. If data is read from ASISO, a wait cycle is generated. Do not read data from ASISO when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

(3) Baud rate generator control register 0 (BRGC0)

This register selects the base clock of serial interface UART0 and the division value of the 5-bit counter.

BRGC0 can be set by an 8-bit memory manipulation instruction.

RESET input sets this register to 1FH.

Figure 14-4. Format of Baud Rate Generator Control Register 0 (BRGC0)

Address: FF71H After reset: 1FH R/W

Symbol	7	6	5	4	3	2	1	0
BRGC0	TPS01	TPS00	0	MDL04	MDL03	MDL02	MDL01	MDL00

TPS01	TPS00	Base clock (fxclk0) selection
0	0	TM50 output ^{Note}
0	1	fx/2 (5 MHz)
1	0	f _x /2 ³ (1.25 MHz)
1	1	f _x /2 ⁵ (312.5 kHz)

MDL04	MDL03	MDL02	MDL01	MDL00	k	Selection of 5-bit counter output clock
0	0	×	×	×	×	Setting prohibited
0	1	0	0	0	8	fхсько/8
0	1	0	0	1	9	fхсько/9
0	1	0	1	0	10	fxclкo/10
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	1	0	1	0	26	fхсько/26
1	1	0	1	1	27	fхсько/27
1	1	1	0	0	28	fхсько/28
1	1	1	1	0	30	fхсько/30
1	1	1	1	1	31	fхсько/31

- Note To select the TM50 output as the base clock, start an operation by setting 8-bit timer/event counter 50 so that the duty is 50% of the output in the PWM mode (bit 6 (TMC506) of the TMC50 register = 1), and then clear TPS01 and TPS00 to 0. It is not necessary to enable the TO50 pin as a timer output pin (bit 0 (TOE50) of the TMC register may be 0 or 1).
- * Cautions 1. When the Ring-OSC clock is selected as the clock to be supplied to the CPU, the clock of the Ring-OSC oscillator is divided and supplied as the count clock. If the base clock is the Ring-OSC clock, the operation of serial interface UART0 is not guaranteed.
 - 2. Make sure that bit 6 (TXE0) and bit 5 (RXE0) of the ASIM0 register = 0 when rewriting the MDL04 to MDL00 bits.
 - 3. The baud rate value is the output clock of the 5-bit counter divided by 2.

Remarks 1. fxclko: Frequency of base clock selected by the TPS01 and TPS00 bits

2. fx: X1 input clock oscillation frequency

3. k: Value set by the MDL04 to MDL00 bits (k = 8, 9, 10, ..., 31)

4. x: Don't care

5. Figures in parentheses apply to operation at fx = 10 MHz

★ (4) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using the P10/TxD0/SCK10 pin for serial interface data output, clear PM10 to 0 and set the output latch of P10 to 1.

When using the P11/RxD0/SI10 pin for serial interface data input, set PM11 to 1. The output latch of P11 at this time may be 0 or 1.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 14-5. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH R/W Symbol 7 6 5 4 3 2 1 0 PM1 PM17 PM16 PM15 PM14 PM13 PM12 PM11 PM10

	PM1n	P1n pin I/O mode selection (n = 0 to 7)
	0	Output mode (output buffer on)
I	1	Input mode (output buffer off)

14.4 Operation of Serial Interface UART0

Serial interface UART0 has the following two modes.

- · Operation stop mode
- · Asynchronous serial interface (UART) mode

14.4.1 Operation stop mode

In this mode, serial communication cannot be executed, thus reducing the power consumption. In addition, the ★ pins can be used as ordinary port pins in this mode. To set the operation stop mode, clear bits 7, 6, and 5 (POWER0, TXE0, and RXE0) of ASIM0 to 0.

(1) Register used

The operation stop mode is set by asynchronous serial interface operation mode register 0 (ASIM0).

ASIM0 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 01H.

Address: FF70H After reset: 01H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM0	POWER0	TXE0	RXE0	PS01	PS00	CL0	SL0	1

POWER0	Enables/disables operation of internal operation clock
O ^{Note 1}	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit ^{Note 2} .

TXE	0	Enables/disables transmission
0		Disables transmission (synchronously resets the transmission circuit).

RXE0	Enables/disables reception
0	Disables reception (synchronously resets the reception circuit).

Notes 1. The input from the $R \times D0$ pin is fixed to high level when POWER0 = 0.

2. Asynchronous serial interface reception error status register 0 (ASIS0), transmit shift register 0 (TXS0), and receive buffer register 0 (RXB0) are reset.

Caution Clear POWER0 to 0 after clearing TXE0 and RXE0 to 0 to set the operation stop mode.

To start the operation, set POWER0 to 1, and then set TXE0 and RXE0 to 1.

Remark To use the RxD0/SI10/P11 and TxD0/SCK10/P10 pins as general-purpose port pins, see **CHAPTER 4 PORT FUNCTIONS**.

14.4.2 Asynchronous serial interface (UART) mode

In this mode, 1-byte data is transmitted/received following a start bit, and a full-duplex operation can be performed. A dedicated UART baud rate generator is incorporated, so that communication can be executed at a wide range of baud rates.

★ (1) Registers used

- Asynchronous serial interface operation mode register 0 (ASIM0)
- Asynchronous serial interface reception error status register 0 (ASIS0)
- Baud rate generator control register 0 (BRGC0)
- Port mode register 1 (PM1)
- Port register 1 (P1)

The basic procedure of setting an operation in the UART mode is as follows.

- <1> Set the BRGC0 register (see **Figure 14-4**).
- <2> Set bits 1 to 4 (SL0, CL0, PS00, and PS01) of the ASIM0 register (see Figure 14-2).
- <3> Set bit 7 (POWER0) of the ASIM0 register to 1.
- <4> Set bit 6 (TXE0) of the ASIM0 register to 1. → Transmission is enabled.
 Set bit 5 (RXE0) of the ASIM0 register to 1. → Reception is enabled.
- <5> Write data to the TXS0 register. \rightarrow Data transmission is started.

Caution Take relationship with the other party of communication when setting the port mode register and port register.

The relationship between the register settings and pins is shown below.

Table 14-2. Relationship Between Register Settings and Pins

POWER0	TXE0	0 RXE0 PM10 P10 PM11 P11 UARTO		UART0) Pin Function				
							Operation	TxD0/SCK10/P10	RxD0/SI10/P11
0	0	0	× ^{Note}	× ^{Note}	× ^{Note}	× ^{Note}	Stop	SCK10/P10	SI10/P11
1	0	1	× ^{Note}	× ^{Note}	1	×	Reception	SCK10/P10	RxD0
	1	0	0	1	× ^{Note}	× ^{Note}	Transmission	TxD0	SI10/P11
	1	1	0	1	1	×	Transmission/ reception	TxD0	RxD0

Note Can be set as port function.

Remark x: don't care

POWER0: Bit 7 of asynchronous serial interface operation mode register 0 (ASIM0)

TXE0: Bit 6 of ASIM0

RXE0: Bit 5 of ASIM0

PM1x: Port mode register

P1x: Port output latch

(2) Communication operation

(a) Format and waveform example of normal transmit/receive data

Figures 14-6 and 14-7 show the format and waveform example of the normal transmit/receive data.

Figure 14-6. Format of Normal UART Transmit/Receive Data




One data frame consists of the following bits.

- Start bit ... 1 bit
- Character bits ... 7 or 8 bits (LSB first)
- Parity bit ... Even parity, odd parity, 0 parity, or no parity
- Stop bit ... 1 or 2 bits


The character bit length, parity, and stop bit length in one data frame are specified by asynchronous serial interface operation mode register 0 (ASIM0).

Figure 14-7. Example of Normal UART Transmit/Receive Data Waveform


1. Data length: 8 bits, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H



2. Data length: 7 bits, Parity: Odd parity, Stop bit: 2 bits, Communication data: 36H



3. Data length: 8 bits, Parity: None, Stop bit: 1 bit, Communication data: 87H



(b) Parity types and operation

The parity bit is used to detect a bit error in communication data. Usually, the same type of parity bit is used on both the transmission and reception sides. With even parity and odd parity, a 1-bit (odd number) error can be detected. With zero parity and no parity, an error cannot be detected.

(i) Even parity

Transmission

Transmit data, including the parity bit, is controlled so that the number of bits that are "1" is even. The value of the parity bit is as follows.

If transmit data has an odd number of bits that are "1": 1
If transmit data has an even number of bits that are "1": 0

• Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is odd, a parity error occurs.

(ii) Odd parity

Transmission

Unlike even parity, transmit data, including the parity bit, is controlled so that the number of bits that are "1" is odd.

If transmit data has an odd number of bits that are "1": 0
If transmit data has an even number of bits that are "1": 1

Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is even, a parity error occurs.

(iii) 0 parity

The parity bit is cleared to 0 when data is transmitted, regardless of the transmit data.

The parity bit is not detected when the data is received. Therefore, a parity error does not occur regardless of whether the parity bit is "0" or "1".

(iv) No parity

No parity bit is appended to the transmit data.

Reception is performed assuming that there is no parity bit when data is received. Because there is no parity bit, a parity error does not occur.

(c) Transmission

The TxD0 pin outputs a high level when bit 7 (POWER0) of asynchronous serial interface operation mode register 0 (ASIM0) is set to 1. If bit 6 (TXE0) of ASIM0 is then set to 1, transmission is enabled. Transmission can be started by writing transmit data to transmit shift register 0 (TXS0). The start bit, parity bit, and stop bit are automatically appended to the data.

When transmission is started, the start bit is output from the TxD0 pin, followed by the rest of the data in order starting from the LSB. When transmission is completed, the parity and stop bits set by ASIM0 are appended and a transmission completion interrupt request (INTST0) is generated.


Transmission is stopped until the data to be transmitted next is written to TXS0.

Figure 14-8 shows the timing of the transmission completion interrupt request (INTST0). This interrupt occurs as soon as the last stop bit has been output.


Caution After transmit data is written to TXS0, do not write the next transmit data before the transmission completion interrupt signal (INTST0) is generated.

Figure 14-8. Transmission Completion Interrupt Request Timing

1. Stop bit length: 1



2. Stop bit length: 2



(d) Reception


Reception is enabled and the RxD0 pin input is sampled when bit 7 (POWER0) of asynchronous serial interface operation mode register 0 (ASIM0) is set to 1 and then bit 5 (RXE0) of ASIM0 is set to 1.

The 5-bit counter of the baud rate generator starts counting when the falling edge of the RxD0 pin input is detected. When the set value of baud rate generator control register 0 (BRGC0) has been counted, the RxD0 pin input is sampled again (∇ in Figure 14-9). If the RxD0 pin is low level at this time, it is recognized as a start bit.

When the start bit is detected, reception is started, and serial data is sequentially stored in receive shift register 0 (RXS0) at the set baud rate. When the stop bit has been received, the reception completion interrupt (INTSR0) is generated and the data of RXS0 is written to receive buffer register 0 (RXB0). If an overrun error (OVE0) occurs, however, the receive data is not written to RXB0.

Even if a parity error (PE0) occurs while reception is in progress, reception continues to the reception position of the stop bit, and an error interrupt (INTSR0) is generated after completion of reception.

Figure 14-9. Reception Completion Interrupt Request Timing



- Cautions 1. Be sure to read receive buffer register 0 (RXB0) even if a reception error occurs.

 Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.
 - Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.
 - 3. Be sure to read asynchronous serial interface reception error status register 0 (ASIS0) before reading RXB0.

(e) Reception error

Three types of errors may occur during reception: a parity error, framing error, or overrun error. If the error flag of asynchronous serial interface reception error status register 0 (ASIS0) is set as a result of data reception, a reception error interrupt request (INTSR0) is generated.

Which error has occurred during reception can be identified by reading the contents of ASIS0 in the reception error interrupt servicing (INTSR0) (see **Figure 14-3**).

The contents of ASIS0 are reset to 0 when ASIS0 is read.

Table 14-3. Cause of Reception Error

Reception Error	Cause
Parity error	The parity specified for transmission does not match the parity of the receive data.
Framing error	Stop bit is not detected.
Overrun error	Reception of the next data is completed before data is read from receive buffer register 0 (RXB0).


(f) Noise filter of receive data

The RxD0 signal is sampled using the base clock output by the prescaler block.

If two sampled values are the same, the output of the match detector changes, and the data is sampled as input data.

Because the circuit is configured as shown in Figure 14-10, the internal processing of the reception operation is delayed by two clocks from the external signal status.

Figure 14-10. Noise Filter Circuit



14.4.3 Dedicated baud rate generator

The dedicated baud rate generator consists of a source clock selector and a 5-bit programmable counter, and generates a serial clock for transmission/reception of UART0.

Separate 5-bit counters are provided for transmission and reception.

(1) Configuration of baud rate generator

· Base clock

The clock selected by bits 7 and 6 (TPS01 and TPS00) of baud rate generator control register 0 (BRGC0) is supplied to each module when bit 7 (POWER0) of asynchronous serial interface operation mode register 0 (ASIM0) is 1. This clock is called the base clock and its frequency is called f_{XCLK0} . The base clock is fixed to low level when POWER0 = 0.

· Transmission counter

This counter stops operation, cleared to 0, when bit 7 (POWER0) or bit 6 (TXE0) of asynchronous serial interface operation mode register 0 (ASIM0) is 0.

It starts counting when POWER0 = 1 and TXE0 = 1.

The counter is cleared to 0 when the first data transmitted is written to transmit shift register 0 (TXS0).


· Reception counter

This counter stops operation, cleared to 0, when bit 7 (POWER0) or bit 5 (RXE0) of asynchronous serial interface operation mode register 0 (ASIM0) is 0.

It starts counting when the start bit has been detected.

The counter stops operation after one frame has been received, until the next start bit is detected.

Figure 14-11. Configuration of Baud Rate Generator



Remark POWER0: Bit 7 of asynchronous serial interface operation mode register 0 (ASIM0)

TXE0: Bit 6 of ASIM0 RXE0: Bit 5 of ASIM0

BRGC0: Baud rate generator control register 0

315

(2) Generation of serial clock

A serial clock can be generated by using baud rate generator control register 0 (BRGC0). Select the clock to be input to the 5-bit counter by using bits 7 and 6 (TPS01 and TPS00) of BRGC0. Bits 4 to 0 (MDL04 to MDL00) of BRGC0 can be used to select the division value of the 5-bit counter.

(a) Baud rate

The baud rate can be calculated by the following expression.

• Baud rate =
$$\frac{f_{XCLK0}}{2 \times k}$$
 [bps]

fxclko: Frequency of base clock selected by the TPS01 and TPS00 bits of the BRGC0 register k: Value set by the MDL04 to MDL00 bits of the BRGC0 register (k = 8, 9, 10, ..., 31)

(b) Error of baud rate

The baud rate error can be calculated by the following expression.

• Error (%) =
$$\left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Desired baud rate (correct baud rate)}} - 1\right) \times 100 \, [\%]$$

- Cautions 1. Keep the baud rate error during transmission to within the permissible error range at the reception destination.
 - 2. Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.

Example: Frequency of base clock =
$$2.5 \text{ MHz} = 2,500,000 \text{ Hz}$$

Set value of MDL04 to MDL00 bits of BRGC0 register = $10000B \text{ (k} = 16)$
Target baud rate = $76,800 \text{ bps}$
Baud rate = $2.5 \text{ M/(2} \times 16)$
= $2,500,000/(2 \times 16) = 78,125 \text{ [bps]}$
Error = $(78,125/76,800 - 1) \times 100$
= 1.725 [\%]

(3) Example of setting baud rate

Table 14-4. Set Data of Baud Rate Generator

Baud Rate		fx =	10.0 MHz			8.38 MHz		fx = 4.19 MHz				
[bps]	TPS01, TPS00	k	Calculated Value	ERR[%]	TPS01, TPS00	k	Calculated Value	ERR[%]	TPS01, TPS00	k	Calculated Value	ERR[%]
2400	ı	ı	_	-	ı	ı	_	1	3	27	2425	1.03
4800	ı	I	_	_	3	27	4850	1.03	3	14	4676	-2.58
9600	3	16	9766	1.73	3	14	9353	-2.58	2	27	9699	1.03
10400	3	15	10417	0.16	3	13	10072	-3.15	2	25	10475	0.72
19200	3	8	19531	1.73	2	27	19398	1.03	2	14	18705	-2.58
31250	2	20	31250	0	2	17	30809	-1.41	ı	I	_	-
38400	2	16	39063	1.73	2	14	38796	-2.58	2	27	38796	1.03
76800	2	8	78125	1.73	1	27	77593	1.03	1	14	74821	-2.58
115200	1	22	113636	-1.36	1	18	116389	1.03	1	9	116389	1.03
153600	1	16	156250	1.73	1	14	149643	-2.58	_	ı	_	_
230400	1	11	227273	-1.36	1	9	232778	1.03	_	ı	_	_

Remark TPS01, TPS00: Bits 7 and 6 of baud rate generator control register 0 (BRGC0) (setting of base clock (fxclk0))

Value set by the MDL04 to MDL00 bits of BRGC0 (k = 8, 9, 10, ..., 31)

fx: X1 input clock oscillation frequency

ERR: Baud rate error


k:

(4) Permissible baud rate range during reception

The permissible error from the baud rate at the transmission destination during reception is shown below.

Caution Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.

Figure 14-12. Permissible Baud Rate Range During Reception



As shown in Figure 14-12, the latch timing of the receive data is determined by the counter set by baud rate generator control register 0 (BRGC0) after the start bit has been detected. If the last data (stop bit) meets this latch timing, the data can be correctly received.

Assuming that 11-bit data is received, the theoretical values can be calculated as follows.

 $FL = (Brate)^{-1}$

Brate: Baud rate of UART0 k: Set value of BRGC0 FL: 1-bit data length

Margin of latch timing: 2 clocks

Minimum permissible data frame length: FLmin =
$$11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k}$$
 FL

Therefore, the maximum receivable baud rate at the transmission destination is as follows.

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

Similarly, the maximum permissible data frame length can be calculated as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$

$$FLmax = \frac{21k - 2}{20k} FL \times 11$$

Therefore, the minimum receivable baud rate at the transmission destination is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

The permissible baud rate error between UART0 and the transmission destination can be calculated from the above minimum and maximum baud rate expressions, as follows.

Table 14-5. Maximum/Minimum Permissible Baud Rate Error

Division Ratio (k)	Maximum Permissible Baud Rate Error	Minimum Permissible Baud Rate Error
8	+3.53%	-3.61%
16	+4.14%	-4.19%
24	+4.34%	-4.38%
31	+4.44%	-4.47%

- **Remarks 1.** The permissible error of reception depends on the number of bits in one frame, input clock frequency, and division ratio (k). The higher the input clock frequency and the higher the division ratio (k), the higher the permissible error.
 - 2. k: Set value of BRGC0

CHAPTER 15 SERIAL INTERFACE UART6

15.1 Functions of Serial Interface UART6

Serial interface UART6 has the following two modes.

(1) Operation stop mode

This mode is used when serial communication is not executed and can enable a reduction in the power consumption.

For details, see 15.4.1 Operation stop mode.

(2) Asynchronous serial interface (UART) mode

This mode supports the LIN (Local Interconnect Network)-bus. The functions of this mode are outlined below. For details, see 15.4.2 Asynchronous serial interface (UART) mode and 15.4.3 Dedicated baud rate generator.

- Two-pin configuration TxD6: Transmit data output pin
 - RxB6: Receive data input pin
- Data length of communication data can be selected from 7 or 8 bits.
- Dedicated internal 8-bit baud rate generator allowing any baud rate to be set
- Transmission and reception can be performed independently.
- Twelve operating clock inputs selectable
- MSB- or LSB-first communication selectable
- Inverted transmission operation
- Synchronous break field transmission from 13 to 20 bits
- More than 11 bits can be identified for synchronous break field reception (SBF reception flag provided).
- ★ Cautions 1. The TxD6 output inversion function inverts only the transmission side and not the reception side. To use this function, the reception side must be ready for reception of inverted data.
 - 2. If clock supply to serial interface UART6 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART6 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD6 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER6 = 0, RXE6 = 0, and TXE6 = 0.
- 3. If data is continuously transmitted, the communication timing from the stop bit to the next start bit is extended two operating clocks of the macro. However, this does not affect the result of communication because the reception side initializes the timing when it has detected a start bit. Do not use the continuous transmission function if the interface is incorporated in LIN.

Remark LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol intended to aid the cost reduction of an automotive network.

LIN communication is single-master communication, and up to 15 slaves can be connected to one master.

The LIN slaves are used to control the switches, actuators, and sensors, and these are connected to the LIN master via the LIN network.

Normally, the LIN master is connected to a network such as CAN (Controller Area Network).

In addition, the LIN bus uses a single-wire method and is connected to the nodes via a transceiver that complies with ISO9141.

In the LIN protocol, the master transmits a frame with baud rate information and the slave receives it and corrects the baud rate error. Therefore, communication is possible when the baud rate error in the slave is $\pm 15\%$ or less.

Figures 15-1 and 15-2 outline the transmission and reception operations of LIN.





Figure 15-1. LIN Transmission Operation

- **Notes 1.** The wakeup signal frame is substituted by 80H transmission in the 8-bit mode.
 - 2. The synchronous break field is output by hardware. The output width is adjusted by baud rate generator control register 6 (BRGC6) (see 15.4.2 (h) SBF transmission).
 - 3. INTST6 is output on completion of each transmission. It is also output when SBF is transmitted.

Remark The interval between each field is controlled by software.





- **Notes 1.** The wakeup signal is detected at the edge of the pin, and enables UART6 and sets the SBF reception mode.
 - 2. Reception continues until the STOP bit is detected. When an SBF with low-level data of 11 bits or more has been detected, it is assumed that SBF reception has been completed correctly, and an interrupt signal is output. If an SBF with low-level data of less than 11 bits has been detected, it is assumed that an SBF reception error has occurred. The interrupt signal is not output and the SBF reception mode is restored.
 - 3. If SBF reception has been completed correctly, an interrupt signal is output. This SBF reception completion interrupt enables the capture timer. Detection of errors OVE6, PE6, and FE6 is suppressed, and error detection processing of UART communication and data transfer of the shift register and RXB6 is not performed. The shift register holds the reset value FFH.
 - **4.** Calculate the baud rate error from the bit length of the synchronous field, disable UART6 after SF reception, and then re-set baud rate generator control register 6 (BRGC6).
 - **5.** Distinguish the checksum field by software. Also perform processing by software to initialize UART6 after reception of the checksum field and to set the SBF reception mode again.

To perform a LIN receive operation, use a configuration like the one shown in Figure 15-3.

The wakeup signal transmitted from the LIN master is received by detecting the edge of the external interrupt (INTP0). The length of the synchronous field transmitted from the LIN master can be measured using the external event capture operation of 16-bit timer/event counter 00, and the baud rate error can be calculated.

The input signal of the reception port input (RxD6) can be input to the external interrupt (INTP0) and 16-bit timer/event counter 00 by port input switch control (ISC0/ISC1), without connecting RxD6 and INTP0/TI000 externally.




Figure 15-3. Port Configuration for LIN Reception Operation

Remark ISC0, ISC1: Bits 0 and 1 of the input switch control register (ISC) (see Figure 15-11)

The peripheral functions used in the LIN communication operation are shown below.


- <Peripheral functions used>
- External interrupt (INTP0); wakeup signal detection
 - Use: Detects the wakeup signal edges and detects start of communication.
- 16-bit timer/event counter 00 (TI000); baud rate error detection
 - Use: Detects the baud rate error (measures the TI000 input edge interval in the capture mode) by detecting the synchronous break field (SBF) length and divides it by the number of bits.
- Serial interface UART6

15.2 Configuration of Serial Interface UART6

Serial interface UART6 consists of the following hardware.

Table 15-1. Configuration of Serial Interface UART6

Item	Configuration	
Registers	Receive buffer register 6 (RXB6) Receive shift register 6 (RXS6) Transmit buffer register 6 (TXB6) Transmit shift register 6 (TXS6)	
Control registers	Asynchronous serial interface operation mode register 6 (ASIM6) Asynchronous serial interface reception error status register 6 (ASIS6) Asynchronous serial interface transmission status register 6 (ASIF6) Clock selection register 6 (CKSR6) Baud rate generator control register 6 (BRGC6) Asynchronous serial interface control register 6 (ASICL6) Input switch control register (ISC) Port mode register 1 (PM1) Port register 1 (P1)	



★Figure 15-4. Block Diagram of Serial Interface UART6

Note Selectable with input switch control register (ISC).

User's Manual U15947EJ2V0UD

(1) Receive buffer register 6 (RXB6)

This 8-bit register stores parallel data converted by receive shift register 6 (RXS6).

Each time 1 byte of data has been received, new receive data is transferred to this register from receive shift register 6 (RXS6). If the data length is set to 7 bits, data is transferred as follows.

- In LSB-first reception, the receive data is transferred to bits 0 to 6 of RXB6 and the MSB of RXB6 is always 0.
- In MSB-first reception, the receive data is transferred to bits 1 to 7 of RXB6 and the LSB of RXB6 is always 0.

If an overrun error (OVE6) occurs, the receive data is not transferred to RXB6.

RXB6 can be read by an 8-bit memory manipulation instruction. No data can be written to this register.

RESET input sets this register to FFH.

(2) Receive shift register 6 (RXS6)

This register converts the serial data input to the RxD6 pin into parallel data.

RXS6 cannot be directly manipulated by a program.

(3) Transmit buffer register 6 (TXB6)

This buffer register is used to set transmit data. Transmission is started when data is written to TXB6.

This register can be read or written by an 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

- Cautions 1. Do not write data to TXB6 when bit 1 (TXBF6) of asynchronous serial interface transmission status register 6 (ASIF6) is 1.
 - 2. Do not refresh (write the same value to) TXB6 by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of asynchronous serial interface operation mode register 6 (ASIM6) are 1 or when bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 are 1).

(4) Transmit shift register 6 (TXS6)

This register transmits the data transferred from TXB6 from the TxD6 pin as serial data. Data is transferred from TXB6 immediately after TXB6 is written for the first transmission, or immediately before INTST6 occurs after one frame was transmitted for continuous transmission. Data is transferred from TXB6 and transmitted from the TxD6

★ pin at the falling edge of the base clock.

TXS6 cannot be directly manipulated by a program.

15.3 Registers Controlling Serial Interface UART6

Serial interface UART6 is controlled by the following nine registers.

- Asynchronous serial interface operation mode register 6 (ASIM6)
- Asynchronous serial interface reception error status register 6 (ASIS6)
- Asynchronous serial interface transmission status register 6 (ASIF6)
- Clock selection register 6 (CKSR6)
- Baud rate generator control register 6 (BRGC6)
- Asynchronous serial interface control register 6 (ASICL6)
- Input switch control register (ISC)
 - Port mode register 1 (PM1)
- ★ Port register 1 (P1)

(1) Asynchronous serial interface operation mode register 6 (ASIM6)

This 8-bit register controls the serial communication operations of serial interface UART6.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 01H.

Remark ASIM6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1).

Figure 15-5. Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6) (1/2)

Address: FF50H After reset: 01H R/W

Symbol ASIM6

<7>	<6>	<5>	4	3	2	1	0
POWER6	TXE6	RXE6	PS61	PS60	CL6	SL6	ISRM6

POWER6	Enables/disables operation of internal operation clock
O ^{Note 1}	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit ^{Note 2} .
1 Note 3	Enables operation of the internal operation clock

TXE6	Enables/disables transmission
0	Disables transmission (synchronously resets the transmission circuit).
1	Enables transmission

- **Notes 1.** The output of the TxD6 pin goes high and the input from the RxD6 pin is fixed to the high level when POWER6 = 0.
 - 2. Asynchronous serial interface reception error status register 6 (ASIS6), asynchronous serial interface transmission status register 6 (ASIF6), bit 7 (SBRF6) and bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6), and receive buffer register 6 (RXB6) are reset.
 - **3.** Operation of the 8-bit counter output is enabled at the second base clock after 1 is written to the POWER6 bit.

327

Figure 15-5. Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6) (2/2)

RXE6	Enables/disables reception
0	Disables reception (synchronously resets the reception circuit).
1	Enables reception

PS61	PS60	Transmission operation	Reception operation
0	0	Does not output parity bit.	Reception without parity
0	1	Outputs 0 parity.	Reception as 0 parity ^{Note}
1	0	Outputs odd parity.	Judges as odd parity.
1	1	Outputs even parity.	Judges as even parity.

CL6 Specifies character length of transmit/receive data	
0	Character length of data = 7 bits
1	Character length of data = 8 bits

SL6	Specifies number of stop bits of transmit data	
0	Number of stop bits = 1	
1	Number of stop bits = 2	

ISRM6 Enables/disables occurrence of reception completion interrupt in case of error		Enables/disables occurrence of reception completion interrupt in case of error
	0	"INTSRE6" occurs in case of error (at this time, INTSR6 does not occur).
	1	"INTSR6" occurs in case of error (at this time, INTSRE6 does not occur).

Note If "reception as 0 parity" is selected, the parity is not judged. Therefore, bit 2 (PE6) of asynchronous serial interface reception error status register 6 (ASIS6) is not set and the error interrupt does not occur.

- ★ Cautions 1. At startup, set POWER6 to 1 and then set TXE6 to 1. To stop the operation, clear TXE6 to 0, and then clear POWER6 to 0.
- 2. At startup, set POWER6 to 1 and then set RXE6 to 1. To stop the operation, clear RXE6 to 0, and then clear POWER6 to 0.
 - 3. Set POWER6 to 1 and then set RXE6 to 1 while a high level is input to the RxD6 pin. If POWER6 is set to 1 and RXE6 is set to 1 while a low level is input, reception is started.
 - 4. Clear the TXE6 and RXE6 bits to 0 before rewriting the PS61, PS60, and CL6 bits.
 - 5. Fix the PS61 and PS60 bits to 0 when mounting the device on LIN.
 - 6. Make sure that TXE6 = 0 when rewriting the SL6 bit. Reception is always performed with "the number of stop bits = 1", and therefore, is not affected by the set value of the SL6 bit.
 - 7. Make sure that RXE6 = 0 when rewriting the ISRM6 bit.

(2) Asynchronous serial interface reception error status register 6 (ASIS6)

This register indicates an error status on completion of reception by serial interface UART6. It includes three error flag bits (PE6, FE6, OVE6).

This register is read-only by an 8-bit memory manipulation instruction.

RESET input clears this register to 00H if bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 0. 00H is read when this register is read.

Figure 15-6. Format of Asynchronous Serial Interface Reception Error Status Register 6 (ASIS6)

Address: FF53H After reset: 00H R

Symbol	7	6	5	4	3	2	1	0
ASIS6	0	0	0	0	0	PE6	FE6	OVE6

PE6	Status flag indicating parity error
0	If POWER6 = 0 and RXE6 = 0, or if ASIS6 register is read
1	If the parity of transmit data does not match the parity bit on completion of reception

FE6	Status flag indicating framing error
0	If POWER6 = 0 and RXE6 = 0, or if ASIS6 register is read
1	If the stop bit is not detected on completion of reception

OVE6 Status flag indicating overrun error		Status flag indicating overrun error
	0	If POWER6 = 0 and RXE6 = 0, or if ASIS6 register is read
	1	If receive data is set to the RXB register and the next reception operation is completed before the data is read.

Cautions 1. The operation of the PE6 bit differs depending on the set values of the PS61 and PS60 bits of asynchronous serial interface operation mode register 6 (ASIM6).

- 2. The first bit of the receive data is checked as the stop bit, regardless of the number of stop bits.
- 3. If an overrun error occurs, the next receive data is not written to receive buffer register 6 (RXB6) but discarded.
- 4. If data is read from ASIS6, a wait cycle is generated. Do not read data from ASIS6 when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

(3) Asynchronous serial interface transmission status register 6 (ASIF6)

This register indicates the status of transmission by serial interface UART6. It includes two status flag bits (TXBF6 and TXSF6).

Transmission can be continued without disruption even during an interrupt period, by writing the next data to the TXB6 register after data has been transferred from the TXB6 register to the TXS6 register.

This register is read-only by an 8-bit memory manipulation instruction.

* RESET input clears this register to 00H if bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 0.

Figure 15-7. Format of Asynchronous Serial Interface Transmission Status Register 6 (ASIF6)

Address: FF55H After reset: 00H R Symbol 7 5 3 2 1 0 ASIF6 0 0 0 0 0 0 TXBF6 TXSF6

TXBF6	Transmit buffer data flag
0	If POWER6 = 0 or TXE6 = 0, or if data is transferred to transmit shift register 6 (TXS6)
1	If data is written to transmit buffer register 6 (TXB6) (if data exists in TXB6)

TXSF6	Transmit shift register data flag
0	If POWER6 = 0 or TXE6 = 0, or if the next data is not transferred from transmit buffer register 6 (TXB6) after completion of transfer
1	If data is transferred from transmit buffer register 6 (TXB6) (if data transmission is in progress)

- Cautions 1. To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.
 - 2. To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.

(4) Clock selection register 6 (CKSR6)

This register selects the base clock of serial interface UART6.

CKSR6 can be set by an 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Remark CKSR6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1).

Figure 15-8. Format of Clock Selection Register 6 (CKSR6)

Address: FF56H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CKSR6	0	0	0	0	TPS63	TPS62	TPS61	TPS60

TPS63	TPS62	TPS61	TPS60	Base clock (fxclк6) selection
0	0	0	0	fx (10 MHz)
0	0	0	1	fx/2 (5 MHz)
0	0	1	0	fx/2 ² (2.5 MHz)
0	0	1	1	fx/2 ³ (1.25 MHz)
0	1	0	0	fx/2⁴ (625 kHz)
0	1	0	1	fx/2 ⁵ (312.5 kHz)
0	1	1	0	fx/2 ⁶ (156.25 kHz)
0	1	1	1	fx/2 ⁷ (78.13 kHz)
1	0	0	0	fx/2 ⁸ (39.06 kHz)
1	0	0	1	fx/2° (19.53 kHz)
1	0	1	0	fx/2 ¹⁰ (9.77 kHz)
1	0	1	1	TM50 output ^{Note}
	Other that	an above		Setting prohibited

- Note To select the output of TM50 as the base clock, start the operation by setting 8-bit timer/event counter 50 so that the duty is 50% of the output in the PWM mode (bit 6 (TMC506) of the TMC50 register = 1), and then set TPS63, TPS62, TPS61, and TPS60 to 1, 0, 1, and 1, respectively. It is not necessary to enable the TO50 pin as a timer output pin (bit 0 (TOE50) of the TMC register may be 0 or 1).
- Cautions 1. When the Ring-OSC clock is selected as the clock to be supplied to the CPU, the clock of the Ring-OSC oscillator is divided and supplied as the count clock. If the base clock is the Ring-OSC clock, the operation of serial interface UART6 is not guaranteed.
 - 2. Make sure POWER6 = 0 when rewriting TPS63 to TPS60.

Remarks 1. Figures in parentheses are for operation with fx = 10 MHz

2. fx: X1 input clock oscillation frequency

(5) Baud rate generator control register 6 (BRGC6)

This register sets the division value of the 8-bit counter of serial interface UART6.

BRGC6 can be set by an 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Remark BRGC6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1).

Figure 15-9. Format of Baud Rate Generator Control Register 6 (BRGC6)

Address: FF57H After reset: FFH R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 BRGC6
 MDL67
 MDL66
 MDL65
 MDL64
 MDL63
 MDL62
 MDL61
 MDL60

MDL67	MDL66	MDL65	MDL64	MDL63	MDL62	MDL61	MDL60	k	Output clock selection of 8-bit counter
0	0	0	0	0	×	×	×	×	Setting prohibited
0	0	0	0	1	0	0	0	8	fxclk6/8
0	0	0	0	1	0	0	1	9	fxclk6/9
0	0	0	0	1	0	1	0	10	fxclk6/10
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•
1	1	1	1	1	1	0	0	252	fхське/252
1	1	1	1	1	1	0	1	253	fхськ6/253
1	1	1	1	1	1	1	0	254	fxclк6/254
1	1	1	1	1	1	1	1	255	fxclк6/255

Cautions 1. Make sure that bit 6 (TXE6) and bit 5 (RXE6) of the ASIM6 register = 0 when rewriting the MDL67 to MDL60 bits.

2. The baud rate is the output clock of the 8-bit counter divided by 2.

Remarks 1. fxclk6: Frequency of base clock selected by the TPS63 to TPS60 bits of CKSR6 register

2. k: Value set by MDL67 to MDL60 bits (k = 8, 9, 10, ..., 255)

3. \times : Don't care

(6) Asynchronous serial interface control register 6 (ASICL6)

This register controls the serial communication operations of serial interface UART6.

ASICL6 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 16H.

Caution ASICL6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1). Note, however, that communication is started by the refresh operation because bit 6 (SBRT6) of ASICL6 is cleared to 0 when communication is completed (when an interrupt signal is generated).

Figure 15-10. Format of Asynchronous Serial Interface Control Register 6 (ASICL6)

Address: FF58H After reset: 16H R/WNote Symbol <7> <6> 5 3 2 1 0 ASICL6 SBRF6 SBRT6 0 1 0 1 DIR6 TXDLV6

SBRF6	SBF reception status flag
0	If POWER6 = 0 and RXE6 = 0 or if SBF reception has been completed correctly
1	SBF reception in progress

SBRT6	SBF reception trigger
0	-
1	SBF reception trigger

DIR6	First bit specification
0	MSB
1	LSB

TXDLV6	Enables/disables inverting TxD6 output
0	Normal output of TxD6
1	Inverted output of TxD6

Note Bits 2 to 5 and 7 are read-only.

Cautions 1. In the case of an SBF reception error, return the mode to the SBF reception mode and hold the status of the SBRF6 flag.

- 2. Before setting the SBRT6 bit, make sure that bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1.
- 3. The read value of the SBRT6 bit is always 0. SBRT6 is automatically cleared to 0 after SBF reception has been correctly completed.
- 4. Before rewriting the DIR6 and TXDLV6 bits, clear the TXE6 and RXE6 bits to 0.

★ (7) Input switch control register (ISC)

The input switch control register (ISC) is used to receive a status signal transmitted from the master during LIN (Local Interconnect Network) reception. The input signal is switched by setting ISC.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 15-11. Format of Input Switch Control Register (ISC)

Address: FF4	1FH After re	eset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ISC	0	0	0	0	0	0	ISC1	ISC0

ISC1	TI000 input source selection
0	TI000 (P00)
1	RxD6 (P14)

ISC0	INTP0 input source selection
0	INTP0 (P120)
1	RxD6 (P14)

★ (8) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using the P13/TxD3 pin for serial interface data output, clear PM13 to 0 and set the output latch of P13 to 1.

When using the P14/RxD6 pin for serial interface data input, set PM14 to 1. The output latch of P14 at this time may be 0 or 1.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 15-12. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH R/W Symbol 7 6 5 4 3 2 1 0 PM1 PM17 PM16 PM13 PM15 PM14 PM12 PM11 PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)					
0	Output mode (output buffer on)					
1	Input mode (output buffer off)					

15.4 Operation of Serial Interface UART6

Serial interface UART6 has the following two modes.

- · Operation stop mode
- · Asynchronous serial interface (UART) mode

15.4.1 Operation stop mode

In this mode, serial communication cannot be executed; therefore, the power consumption can be reduced. In addition, the pins can be used as ordinary port pins in this mode. To set the operation stop mode, clear bits 7, 6, and 5 (POWER6, TXE6, and RXE6) of ASIM6 to 0.

(1) Register used

The operation stop mode is set by asynchronous serial interface operation mode register 6 (ASIM6).

ASIM6 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 01H.

Address: FF50H After reset: 01H R/W

Symbol ASIM6

	<6>	<5>	4	3	2	1	0
POWER6	TXE6	RXE6	PS61	PS60	CL6	SL6	ISRM6

POWER6	Enables/disables operation of internal operation clock
O ^{Note 1}	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit ^{Note 2} .

TXE6	Enables/disables transmission
0	Disables transmission operation (synchronously resets the transmission circuit).

RXE6	Enables/disables reception
0	Disables reception (synchronously resets the reception circuit).

- **Notes 1.** The output of the $T \times D6$ pin goes high and the input from the $R \times D6$ pin is fixed to high level when POWER6 = 0.
 - 2. Asynchronous serial interface reception error status register 6 (ASIS6), asynchronous serial interface transmission status register 6 (ASIF6), bit 7 (SBRF6) and bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6), and receive buffer register 6 (RXB6) are reset.

Caution Clear POWER6 to 0 after clearing TXE6 and RXE6 to 0 to set the operation stop mode.

To start the operation, set POWER6 to 1, and then set TXE6 and RXE6 to 1.

Remark To use the RxD6/P14 and TxD6/P13 pins as general-purpose port pins, see CHAPTER 4 PORT FUNCTIONS.

335

15.4.2 Asynchronous serial interface (UART) mode

In this mode, data of 1 byte is transmitted/received following a start bit, and a full-duplex operation can be performed.

A dedicated UART baud rate generator is incorporated, so that communication can be executed at a wide range of baud rates.

★ (1) Registers used

- Asynchronous serial interface operation mode register 6 (ASIM6)
- Asynchronous serial interface reception error status register 6 (ASIS6)
- Asynchronous serial interface transmission status register 6 (ASIF6)
- Clock selection register 6 (CKSR6)
- Baud rate generator control register 6 (BRGC6)
- Asynchronous serial interface control register 6 (ASICL6)
- Input switch control register (ISC)
- Port mode register 1 (PM1)
- Port register 1 (P1)

The basic procedure of setting an operation in the UART mode is as follows.

- <1> Set the CKSR6 register (see Figure 15-8).
- <2> Set the BRGC6 register (see Figure 15-9).
- <3> Set bits 0 to 4 (ISRM6, SL6, CL6, PS60, PS61) of the ASIM6 register (see Figure 15-5).
- <4> Set bits 0 and 1 (TXDLV6, DIR6) of the ASICL6 register (see Figure 15-10).
- <5> Set bit 7 (POWER6) of the ASIM6 register to 1.
- <6> Set bit 6 (TXE6) of the ASIM6 register to 1. → Transmission is enabled. Set bit 5 (RXE6) of the ASIM6 register to 1. → Reception is enabled.
- <7> Write data to transmit buffer register 6 (TXB6). → Data transmission is started.

Caution Take relationship with the other party of communication when setting the port mode register and port register.

The relationship between the register settings and pins is shown below.

Table 15-2. Relationship Between Register Settings and Pins

POWER6	TXE6	RXE6	PM13	P13	PM14	P14	UART6 Pin Function		ınction
							Operation	TxD6/P13	RxD6/P14
0	0	0	× ^{Note}	× ^{Note}	× ^{Note}	× ^{Note}	Stop	P13	P14
1	0	1	× ^{Note}	× ^{Note}	1	×	Reception	P13	RxD6
	1	0	0	1	× ^{Note}	× ^{Note}	Transmission	TxD6	P14
	1	1	0	1	1	×	Transmission/ reception	TxD6	RxD6

Note Can be set as port function.

Remark x: don't care

POWER6: Bit 7 of asynchronous serial interface operation mode register 6 (ASIM6)

TXE6: Bit 6 of ASIM6
RXE6: Bit 5 of ASIM6
PM1x: Port mode register
P1x: Port output latch


(2) Communication operation

(a) Format and waveform example of normal transmit/receive data


Figures 15-13 and 15-14 show the format and waveform example of the normal transmit/receive data.

Figure 15-13. Format of Normal UART Transmit/Receive Data

1. LSB-first transmission/reception



2. MSB-first transmission/reception



One data frame consists of the following bits.

- Start bit ... 1 bit
- Character bits ... 7 or 8 bits
- Parity bit ... Even parity, odd parity, 0 parity, or no parity
- Stop bit ... 1 or 2 bits

The character bit length, parity, and stop bit length in one data frame are specified by asynchronous serial interface operation mode register 6 (ASIM6).

Whether data is communicated with the LSB or MSB first is specified by bit 1 (DIR6) of asynchronous serial interface control register 6 (ASICL6).


Whether the TxD6 pin outputs normal or inverted data is specified by bit 0 (TXDLV6) of ASICL6.

Figure 15-14. Example of Normal UART Transmit/Receive Data Waveform

1. Data length: 8 bits, LSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H




2. Data length: 8 bits, MSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H




3. Data length: 8 bits, MSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H, TxD6 pin inverted output



4. Data length: 7 bits, LSB first, Parity: Odd parity, Stop bit: 2 bits, Communication data: 36H



5. Data length: 8 bits, LSB first, Parity: None, Stop bit: 1 bit, Communication data: 87H



(b) Parity types and operation

The parity bit is used to detect a bit error in communication data. Usually, the same type of parity bit is used on both the transmission and reception sides. With even parity and odd parity, a 1-bit (odd number) error can be detected. With zero parity and no parity, an error cannot be detected.

Caution Fix the PS61 and PS60 bits to 0 when the device is incorporated in LIN.

(i) Even parity

Transmission

Transmit data, including the parity bit, is controlled so that the number of bits that are "1" is even. The value of the parity bit is as follows.

If transmit data has an odd number of bits that are "1": 1
If transmit data has an even number of bits that are "1": 0

Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is odd, a parity error occurs.

(ii) Odd parity

Transmission

Unlike even parity, transmit data, including the parity bit, is controlled so that the number of bits that are "1" is odd.

If transmit data has an odd number of bits that are "1": 0
If transmit data has an even number of bits that are "1": 1

Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is even, a parity error occurs.

(iii) 0 parity

The parity bit is cleared to 0 when data is transmitted, regardless of the transmit data.

The parity bit is not detected when the data is received. Therefore, a parity error does not occur regardless of whether the parity bit is "0" or "1".

(iv) No parity

No parity bit is appended to the transmit data.

Reception is performed assuming that there is no parity bit when data is received. Because there is no parity bit, a parity error does not occur.

(c) Normal transmission


The TxD6 pin outputs a high level when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1. If bit 6 (TXE6) of ASIM6 is then set to 1, transmission is enabled. Transmission can be started by writing transmit data to transmit buffer register 6 (TXB6). The start bit, parity bit, and stop bit are automatically appended to the data.

When transmission is started, the data in TXB6 is transferred to transmit shift register 6 (TXS6). After that, the data is sequentially output from TXS6 to the TxD6 pin. When transmission is completed, the parity and stop bits set by ASIM6 are appended and a transmission completion interrupt request (INTST6) is generated. Transmission is stopped until the data to be transmitted next is written to TXB6.


Figure 15-15 shows the timing of the transmission completion interrupt request (INTST6). This interrupt occurs as soon as the last stop bit has been output.

Figure 15-15. Normal Transmission Completion Interrupt Request Timing

1. Stop bit length: 1



2. Stop bit length: 2



(d) Continuous transmission

The next transmit data can be written to transmit buffer register 6 (TXB6) as soon as transmit shift register 6 (TXS6) has started its shift operation. Consequently, even while the INTST6 interrupt is being serviced after transmission of one data frame, data can be continuously transmitted and an efficient communication rate can be realized. In addition, the TXB6 register can be efficiently written twice (2 bytes) without having to wait for the transmission time of one data frame, by reading bit 0 (TXSF6) of asynchronous serial interface transmission status register 6 (ASIF6) when the transmission completion interrupt has occurred.

To transmit data continuously, be sure to reference the ASIF6 register to check the transmission status and whether the TXB6 register can be written, and then write the data.

- Cautions 1. The TXBF6 and TXSF6 flags of the ASIS register change from "10" to "11", and to "01" during continuous transmission. To check the status, therefore, do not use a combination of the TXBF6 and TXSF6 flags for judgment. Read only the TXBF6 flag when executing continuous transmission.
 - 2. When the device is incorporated in a LIN, the continuous transmission function cannot be used. Make sure that asynchronous serial interface transmission status register 6 (ASIF6) is 00H before writing transmit data to transmit buffer register 6 (TXB6).

TXBF6	Writing to TXB6 Register					
0	Writing enabled					
1	Writing disabled					

Caution To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.


The communication status can be checked using the TXSF6 flag.

TXSF6	Transmission Status					
0	Transmission is completed.					
1	Transmission is in progress.					

- Cautions 1. To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.
 - 2. During continuous transmission, an overrun error may occur, which means that the next transmission was completed before execution of INTST6 interrupt servicing after transmission of one data frame. An overrun error can be detected by developing a program that can count the number of transmit data and by referencing the TXSF6 flag.

Figure 15-16 shows an example of the continuous transmission processing flow.

Figure 15-16. Example of Continuous Transmission Processing Flow



Remark TXB6: Transmit buffer register 6


ASIF6: Asynchronous serial interface transmission status register 6

TXBF6: Bit 1 of ASIF6 (transmit buffer data flag)

TXSF6: Bit 0 of ASIF6 (transmit shift register data flag)

Figure 15-17 shows the timing of starting continuous transmission, and Figure 15-18 shows the timing of ending continuous transmission.

Figure 15-17. Timing of Starting Continuous Transmission



Note When ASIF6 is read, there is a period in which TXBF6 and TXSF6 = 1, 1. Therefore, judge whether writing is enabled using only the TXBF6 bit.


Remark TxD6: TxD6 pin (output)

INTST6: Interrupt request signal
TXB6: Transmit buffer register 6
TXS6: Transmit shift register 6

ASIF6: Asynchronous serial interface transmission status register 6

TXBF6: Bit 1 of ASIF6 TXSF6: Bit 0 of ASIF6

Figure 15-18. Timing of Ending Continuous Transmission



Remark TxD6: TxD6 pin (output)

INTST6: Interrupt request signal
TXB6: Transmit buffer register 6
TXS6: Transmit shift register 6

ASIF6: Asynchronous serial interface transmission status register 6

TXBF6: Bit 1 of ASIF6
TXSF6: Bit 0 of ASIF6

POWER6: Bit 7 of asynchronous serial interface operation mode register (ASIM6) TXE6: Bit 6 of asynchronous serial interface operation mode register (ASIM6)

(e) Normal reception

Reception is enabled and the RxD6 pin input is sampled when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1 and then bit 5 (RXE6) of ASIM6 is set to 1.

The 8-bit counter of the baud rate generator starts counting when the falling edge of the RxD6 pin input is detected. When the set value of baud rate generator control register 6 (BRGC6) has been counted, the RxD6 pin input is sampled again (▽ in Figure 15-19). If the RxD6 pin is low level at this time, it is recognized as a start bit.

When the start bit is detected, reception is started, and serial data is sequentially stored in the receive shift register (RXS6) at the set baud rate. When the stop bit has been received, the reception completion interrupt (INTSR6) is generated and the data of RXS6 is written to receive buffer register 6 (RXB6). If an overrun error (OVE6) occurs, however, the receive data is not written to RXB6.

Even if a parity error (PE6) occurs while reception is in progress, reception continues to the reception position of the stop bit, and an error interrupt (INTSR6/INTSRE6) is generated on completion of reception.

RxD6 (input) Start D0 D1 D2 D3 D4 D5 D6 D7 Parity Stop

INTSR6

RXB6

Figure 15-19. Reception Completion Interrupt Request Timing

- Cautions 1. Be sure to read receive buffer register 6 (RXB6) even if a reception error occurs.

 Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.
 - 2. Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.
 - 3. Be sure to read asynchronous serial interface reception error status register 6 (ASIS6) before reading RXB6.

(f) Reception error

Three types of errors may occur during reception: a parity error, framing error, or overrun error. If the error flag of asynchronous serial interface reception error status register 6 (ASIS6) is set as a result of data reception, a reception error interrupt request (INTSR6/INTSRE6) is generated.

Which error has occurred during reception can be identified by reading the contents of ASIS6 in the reception error interrupt servicing (INTSR6/INTSRE6) (see **Figure 15-6**).

The contents of ASIS6 are reset to 0 when ASIS6 is read.

Table 15-3. Cause of Reception Error

Reception Error	Cause
Parity error	The parity specified for transmission does not match the parity of the receive data.
Framing error	Stop bit is not detected.
Overrun error	Reception of the next data is completed before data is read from receive buffer register 6 (RXB6).

The error interrupt can be separated into reception completion interrupt (INTSR6) and error interrupt (INTSRE6) by clearing bit 0 (ISRM6) of asynchronous serial interface operation mode register 6 (ASIM6) to 0.

1. If ISRM6 is cleared to 0 (reception completion interrupt (INTSR6) and error interrupt (INTSRE6) are

Figure 15-20. Reception Error Interrupt

(a) No error during reception

INTSR6

INTSR6

INTSR6

INTSR6

2. If ISRM6 is set to 1 (error interrupt is included in INTSR6)

(a) No error during reception

INTSR6

INTSR6

INTSR6

INTSR6

INTSR6


(g) Noise filter of receive data

The RXD6 signal is sampled with the base clock output by the prescaler block.

If two sampled values are the same, the output of the match detector changes, and the data is sampled as input data.

Because the circuit is configured as shown in Figure 15-21, the internal processing of the reception operation is delayed by two clocks from the external signal status.

Figure 15-21. Noise Filter Circuit



★ (h) SBF transmission

When the device is incorporated in LIN, the SBF (Synchronous Break Field) transmission control function is used for transmission. For the transmission operation of LIN, see **Figure 15-1 LIN Transmission Operation**.

SBF transmission is used to transmit an SBF length that is a low-level width of 13 bits or more by adjusting the baud rate value of the ordinary UART transmission function.

[Setting method]

Transmit 00H by setting the number of character bits of the data to 8 bits and the parity bit to 0 parity or even parity. This enables a low-level transmission of a data frame consisting of 10 bits (1 bit (start bit) + 8 bits (character bits) + 1 bit (parity bit)).

Adjust the baud rate value to adjust this 10-bit low level to the targeted SBF length.

Example If LIN is to be transmitted under the following conditions

- Base clock of UART6 = 5 MHz (set by clock selection register 6 (CKSR6))
- Target baud rate value = 19200 bps

To realize the above baud rate value, the length of a 13-bit SBF is as follows if the baud rate generator control register 6 (BRGC6) is set to 130.

• 13-bit SBF length = 0.2 μ s × 130 × 2 × 13 = 676 μ s

To realize a 13-bit SBF length in 10 bits, set a value 1.3 times the targeted baud rate to BRGC6. In this example, set 169 to BRGC6. The transmission length of a 10-bit low level in this case is as follows, and matches the 13-bit SBF length.

• 10-bit low-level transmission length = 0.2 μ s × 169 × 2 × 10 = 676 μ s

If the number of bits set by BRGC6 runs short, adjust the number of bits by setting the base clock of UART6.

Figure 15-22. Example of Setting Procedure of SBF Transmission (Flowchart)





Figure 15-23. SBF Transmission



Remark TxD6: TxD6 pin (output)

INTST6: Transmission completion interrupt request

(i) SBF reception


When the device is incorporated in LIN, the SBF (Synchronous Break Field) reception control function is used for reception. For the reception operation of LIN, see **Figure 15-2 LIN Reception Operation**.

Reception is enabled when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1 and then bit 5 (RXE6) of ASIM6 is set to 1. SBF reception is enabled when bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6) is set to 1. In the SBF reception enabled status, the RxD6 pin is sampled and the start bit is detected in the same manner as the normal reception enable status.


When the start bit has been detected, reception is started, and serial data is sequentially stored in the receive shift register 6 (RXS6) at the set baud rate. When the stop bit is received and if the width of SBF is 11 bits or more, a reception completion interrupt request (INTSR6) is generated as normal processing. At this time, the SBRF6 and SBRT6 bits are automatically cleared, and SBF reception ends. Detection of errors, such as OVE6, PE6, and FE6 (bits 0 to 2 of asynchronous serial interface reception error status register 6 (ASIS6)) is suppressed, and error detection processing of UART communication is not performed. In addition, data transfer between receive shift register 6 (RXS6) and receive buffer register 6 (RXB6) is not performed, and the reset value of FFH is retained. If the width of SBF is 10 bits or less, an interrupt does not occur as error processing after the stop bit has been received, and the SBF reception mode is restored. In this case, the SBRF6 and SBRT6 bits are not cleared.

Figure 15-24. SBF Reception

1. Normal SBF reception (stop bit is detected with a width of more than 10.5 bits)



2. SBF reception error (stop bit is detected with a width of 10.5 bits or less)



Remark RxD6: RxD6 pin (input)

SBRT6: Bit 6 of asynchronous serial interface control register 6 (ASICL6)

SBRF6: Bit 7 of ASICL6

INTSR6: Reception completion interrupt request

15.4.3 Dedicated baud rate generator

The dedicated baud rate generator consists of a source clock selector and an 8-bit programmable counter, and generates a serial clock for transmission/reception of UART6.

Separate 8-bit counters are provided for transmission and reception.

(1) Configuration of baud rate generator

· Base clock

The clock selected by bits 3 to 0 (TPS63 to TPS60) of clock selection register 6 (CKSR6) is supplied to each module when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is 1. This clock is called the base clock and its frequency is called fxclk6. The base clock is fixed to low level when POWER6 = 0.

· Transmission counter

This counter stops operation, cleared to 0, when bit 7 (POWER6) or bit 6 (TXE6) of asynchronous serial interface operation mode register 6 (ASIM6) is 0.

It starts counting when POWER6 = 1 and TXE6 = 1.

The counter is cleared to 0 when the first data transmitted is written to transmit buffer register 6 (TXB6).

If data are continuously transmitted, the counter is cleared to 0 again when one frame of data has been completely transmitted. If there is no data to be transmitted next, the counter is not cleared to 0 and continues counting until POWER6 or TXE6 is cleared to 0.


· Reception counter

This counter stops operation, cleared to 0, when bit 7 (POWER6) or bit 5 (RXE6) of asynchronous serial interface operation mode register 6 (ASIM6) is 0.

It starts counting when the start bit has been detected.

The counter stops operation after one frame has been received, until the next start bit is detected.

Figure 15-25. Configuration of Baud Rate Generator



Remark POWER6: Bit 7 of asynchronous serial interface operation mode register 6 (ASIM6)

TXE6: Bit 6 of ASIM6 RXE6: Bit 5 of ASIM6

CKSR6: Clock selection register 6

BRGC6: Baud rate generator control register 6

(2) Generation of serial clock

A serial clock can be generated by using clock selection register 6 (CKSR6) and baud rate generator control register 6 (BRGC6).

Select the clock to be input to the 8-bit counter by using bits 3 to 0 (TPS63 to TPS60) of CKSR6.

Bits 7 to 0 (MDL67 to MDL60) of BRGC6 can be used to select the division value of the 8-bit counter.

(a) Baud rate

The baud rate can be calculated by the following expression.

• Baud rate =
$$\frac{f_{XCLK6}}{2 \times k}$$
 [bps]

fxclk6: Frequency of base clock selected by TPS63 to TPS60 bits of CKSR6 register

k: Value set by MDL67 to MDL60 bits of BRGC6 register (k = 8, 9, 10, ..., 255)

(b) Error of baud rate

The baud rate error can be calculated by the following expression.

• Error (%) =
$$\left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Desired baud rate (correct baud rate)}} - 1\right) \times 100 [\%]$$

- Cautions 1. Keep the baud rate error during transmission to within the permissible error range at the reception destination.
 - 2. Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.

Example: Frequency of base clock = 10 MHz = 10,000,000 Hz

Set value of MDL67 to MDL60 bits of BRGC6 register = 00100001B (k = 33)

Target baud rate = 153600 bps

Baud rate =
$$10 \text{ M/}(2 \times 33)$$

= $10000000/(2 \times 33) = 151,515 \text{ [bps]}$

Error =
$$(151515/153600 - 1) \times 100$$

= -1.357 [%]

(3) Example of setting baud rate

Table 15-4. Set Data of Baud Rate Generator

Baud Rate	fx = 10.0 MHz			fx = 8.38 MHz			fx = 4.19 MHz					
[bps]	TPS63 to TPS60	k	Calculated Value	ERR[%]	TPS63 to TPS60	k	Calculated Value	ERR[%]	TPS63 to TPS60	k	Calculated Value	ERR[%]
600	6H	130	601	0.16	6H	109	601	0.11	5H	109	601	0.11
1200	5H	130	1202	0.16	5H	109	1201	0.11	4H	109	1201	0.11
2400	4H	130	2404	0.16	4H	109	2403	0.11	3H	109	2403	0.11
4800	3H	130	4808	0.16	3H	109	4805	0.11	2H	109	4805	0.11
9600	2H	130	9615	0.16	2H	109	9610	0.11	1H	109	9610	0.11
10400	2H	120	10417	0.16	2H	101	10371	0.28	1H	101	10475	-0.28
19200	1H	130	19231	0.16	1H	109	19200	0.11	0H	109	19220	0.11
31250	1H	80	31250	0.00	0H	134	31268	0.06	0H	67	31268	0.06
38400	0H	130	38462	0.16	0H	109	38440	0.11	0H	55	38090	-0.80
76800	0H	65	76923	0.16	0H	55	76182	-0.80	0H	27	77593	1.03
115200	0H	43	116279	0.94	0H	36	116388	1.03	0H	18	116389	1.03
153600	0H	33	151515	-1.36	0H	27	155185	1.03	0H	14	149643	-2.58
230400	0H	22	227272	-1.36	0H	18	232777	1.03	0H	9	232778	1.03

Remark TPS63 to TPS60: Bits 3 to 0 of clock selection register 6 (CKSR6) (setting of base clock (fxclk6))

k: Value set by MDL67 to MDL60 bits of baud rate generator control register 6

(BRGC6) (k = 8, 9, 10, ..., 255)

fx: X1 input clock oscillation frequency

ERR: Baud rate error

(4) Permissible baud rate range during reception

The permissible error from the baud rate at the transmission destination during reception is shown below.

Caution Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.

Latch timing ∇ ∇ ∇ ∇ Data frame length Parity bit Stop bit Start bit Bit 0 Bit 1 Bit 7 of UART6 FL 1 data frame (11 \times FL) Minimum permissible Bit 0 Bit 1 Bit 7 Start bit Parity bit Stop bit data frame length **FLmin** Maximum permissible Bit 0 Bit 1 Bit 7 Stop bit Start bit Parity bit data frame length **FLmax**

Figure 15-26. Permissible Baud Rate Range During Reception

As shown in Figure 15-26, the latch timing of the receive data is determined by the counter set by baud rate generator control register 6 (BRGC6) after the start bit has been detected. If the last data (stop bit) meets this latch timing, the data can be correctly received.

Assuming that 11-bit data is received, the theoretical values can be calculated as follows.

 $FL = (Brate)^{-1}$

Brate: Baud rate of UART6 k: Set value of BRGC6 FL: 1-bit data length

Margin of latch timing: 2 clocks

* Minimum permissible data frame length: FLmin = $11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k}$ FL

Therefore, the maximum receivable baud rate at the transmission destination is as follows.

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

★ Similarly, the maximum permissible data frame length can be calculated as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$

$$FLmax = \frac{21k - 2}{20k} FL \times 11$$

Therefore, the minimum receivable baud rate at the transmission destination is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

The permissible baud rate error between UART6 and the transmission destination can be calculated from the above minimum and maximum baud rate expressions, as follows.

Table 15-5. Maximum/Minimum Permissible Baud Rate Error

Division Ratio (k)	Maximum Permissible Baud Rate Error	Minimum Permissible Baud Rate Error
8	+3.53%	-3.61%
20	+4.26%	-4.31%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.73%


Remarks 1. The permissible error of reception depends on the number of bits in one frame, input clock frequency, and division ratio (k). The higher the input clock frequency and the higher the division ratio (k), the higher the permissible error.

2. k: Set value of BRGC6

(5) Data frame length during continuous transmission

When data is continuously transmitted, the data frame length from a stop bit to the next start bit is extended by two clocks of base clock from the normal value. However, the result of communication is not affected because the timing is initialized on the reception side when the start bit is detected.

Figure 15-27. Data Frame Length During Continuous Transmission



Where the 1-bit data length is FL, the stop bit length is FLstp, and base clock frequency is fxclk6, the following expression is satisfied.

Therefore, the data frame length during continuous transmission is:

Data frame length = 11 × FL + 2/fxclk6

CHAPTER 16 SERIAL INTERFACES CSI10 AND CSI11

The μ PD780143 and 780144 incorporate serial interface CSI10, and the μ PD780146, 780148, and 78F0148 incorporate serial interfaces CSI10 and CSI11.

16.1 Functions of Serial Interfaces CSI10 and CSI11

Serial interfaces CSI10 and CSI11 have the following two modes.

- · Operation stop mode
- 3-wire serial I/O mode

(1) Operation stop mode

This mode is used when serial communication is not performed and can enable a reduction in the power consumption.

For details, see 16.4.1 Operation stop mode.

(2) 3-wire serial I/O mode (MSB/LSB-first selectable)

This mode is used to communicate 8-bit data using three lines: a serial clock line (SCK1n) and two serial data lines (SI1n and SO1n).

The processing time of data communication can be shortened in the 3-wire serial I/O mode because transmission and reception can be simultaneously executed.

In addition, whether 8-bit data is communicated with the MSB or LSB first can be specified, so this interface can be connected to any device.

The 3-wire serial I/O mode is used for connecting peripheral ICs and display controllers with a clocked serial interface.

For details, see 16.4.2 3-wire serial I/O mode.

16.2 Configuration of Serial Interfaces CSI10 and CSI11

Serial interfaces CSI10 and CSI11 consist of the following hardware.

Table 16-1. Configuration of Serial Interfaces CSI10 and CSI11

Item	Configuration
Registers	Transmit buffer register 1n (SOTB1n) Serial I/O shift register 1n (SIO1n) Transmit controller Clock start/stop controller & clock phase controller
Control registers	Serial operation mode register 1n (CSIM1n) Serial clock selection register 1n (CSIC1n) Port mode register 0 (PM0) or port mode register 1 (PM1) Port register 0 (P0) or port register 1 (P1)

Remark n = 0: μ PD780143, 780144 n = 0, 1: μ PD780146, 780148, 78F0148

Figure 16-1. Block Diagram of Serial Interface CSI10





Figure 16-2. Block Diagram of Serial Interface CSI11 (μPD780146, 780148, and 78F0148 Only)



(1) Transmit buffer register 1n (SOTB1n)

This register sets the transmit data.

Transmission/reception is started by writing data to SOTB1n when bit 7 (CSIE1n) and bit 6 (TRMD1n) of serial operation mode register 1n (CSIM1n) is 1.

The data written to SOTB1n is converted from parallel data into serial data by serial I/O shift register 1n, and output to the serial output pin (SO1n).

SOTB1n can be written or read by an 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Cautions 1. Do not access SOTB1n when CSOT1n = 1 (during serial communication).

2. The SSI11 pin can be used in the slave mode. For details of the transmission/reception operation, see 16.4.2 (2) Communication operation.

(2) Serial I/O shift register 1n (SIO1n)

This is an 8-bit register that converts data from parallel data into serial data and vice versa.

This register can be read by an 8-bit memory manipulation instruction.

Reception is started by reading data from SIO1n if bit 6 (TRMD1n) of serial operation mode register 1n (CSIM1n) is 0.

During reception, the data is read from the serial input pin (SI1n) to SIO1n.

RESET input clears this register to 00H.

Cautions 1. Do not access SIO1n when CSOT1n = 1 (during serial communication).

2. The SSI11 pin can be used in the slave mode. For details of the reception operation, see 16.4.2 (2) Communication operation.

Remark n = 0: $\mu PD780143, 780144$

n = 0, 1: μ PD780146, 780148, 78F0148

16.3 Registers Controlling Serial Interfaces CSI10 and CSI11

Serial interfaces CSI10 and CSI11 are controlled by the following four registers.

- Serial operation mode register 1n (CSIM1n)
- Serial clock selection register 1n (CSIC1n)
- Port mode register 0 (PM0) or port mode register 1 (PM1)
- Port register 0 (P0) or port register 1 (P1)

(1) Serial operation mode register 1n (CSIM1n)

CSIM1n is used to select the operation mode and enable or disable operation.

CSIM1n can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Remark n = 0: μ PD780143, 780144

n = 0, 1: μ PD780146, 780148, 78F0148

Figure 16-3. Format of Serial Operation Mode Register 10 (CSIM10)

Address: FF80H After reset: 00H R/WNote 1

 Symbol
 <7>
 6
 5
 4
 3

 CSIM10
 CSIE10
 TRMD10
 0
 DIR10
 0

CSIE10 Operation control in 3-wire serial I/O mode

0 Disables operation^{Note 2} and asynchronously resets the internal circuit^{Note 3}.

1 Enables operation

	TRMD10 ^{Note 4}	Transmit/receive mode control			
	O ^{Note 5}	Receive mode (transmission disabled).			
1 Transmit/receive mode		Transmit/receive mode			

DIR10 ^{Note 6}	First bit specification
0	MSB
1	LSB

	CSOT10	Communication status flag				
ſ	0	Communication is stopped.				
ſ	1	Communication is in progress.				

Notes 1. Bit 0 is a read-only bit.

- 2. When using as a general-purpose port, see Caution 3 of Figure 16-5 and Table 16-2.
- 3. Bit 0 (CSOT10) of CSIM10 and serial I/O shift register 10 (SIO10) are reset.
- **4.** Do not rewrite TRMD10 when CSOT10 = 1 (during serial communication).
- **5.** The SO10 output is fixed to the low level when TRMD10 is 0. Reception is started when data is read from SIO10.
- **6.** Do not rewrite DIR10 when CSOT10 = 1 (during serial communication).

Caution Be sure to clear bit 5 to 0.

361

CSOT10

Figure 16-4. Format of Serial Operation Mode Register 11 (CSIM11)

Address: FF88H After reset: 00H R/WNote 1

Symbol	<7>	6	5	4	3	2	1	0
CSIM11	CSIE11	TRMD11	SSE11	DIR11	0	0	0	CSOT11

CSIE11	Operation control in 3-wire serial I/O mode				
Disables operation ^{Note 2} and asynchronously resets the internal circuit ^{Note 3} .					
1	Enables operation				

TRMD11 ^{Note 4}	Transmit/receive mode control				
O ^{Note 5}	Receive mode (transmission disabled).				
1	Transmit/receive mode				

	SSE11 ^{Notes 6, 7}	SSI11 pin use selection
I	0	SSI11 pin is not used
	1	SSI11 pin is used

DIR11 ^{Note 8}	First bit specification
0	MSB
1	LSB

CSOT11	Communication status flag			
0	Communication is stopped.			
1	Communication is in progress.			

Notes 1. Bit 0 is a read-only bit.

- 2. When using as a general-purpose port, see Caution 3 of Figure 16-6 and Table 16-2.
- 3. Bit 0 (CSOT11) of CSIM11 and serial I/O shift register 11 (SIO11) are reset.
- **4.** Do not rewrite TRMD11 when CSOT11 = 1 (during serial communication).
- **5.** The SO11 output is fixed to the low level when TRMD11 is 0. Reception is started when data is read from SIO11.
- **6.** Do not rewrite SSE11 when CSOT11 = 1 (during serial communication).
- 7. Before setting this bit to 1, fix the $\overline{SSI11}$ pin input level to 0 or 1.
- **8.** Do not rewrite DIR11 when CSOT11 = 1 (during serial communication).

(2) Serial clock selection register 1n (CSIC1n)

This register specifies the timing of the data transmission/reception and sets the serial clock.

CSIC1n can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Remark n = 0: μ PD780143, 780144

n = 0, 1: μ PD780146, 780148, 78F0148

Figure 16-5. Format of Serial Clock Selection Register 10 (CSIC10)

Address: FF81H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CSIC10	0	0	0	CKP10	DAP10	CKS102	CKS101	CKS100

CKP10	DAP10	Specification of data transmission/reception timing	Туре
0	0	SCK10	1
0	1	SCK10	2
1	0	SCK10	3
1	1	SCK10	4

CKS102	CKS101	CKS100	CSI10 serial clock selection	Mode
0	0	0	fx/2 (5 MHz)	Master mode
0	0	1	fx/2 ² (2.5 MHz)	Master mode
0	1	0	fx/2³ (1.25 MHz)	Master mode
0	1	1	fx/2 ⁴ (625 kHz)	Master mode
1	0	0	fx/2 ⁵ (312.5 kHz)	Master mode
1	0	1	fx/2 ⁶ (156.25 kHz)	Master mode
1	1	0	fx/2 ⁷ (78.13 kHz)	Master mode
1	1	1	External clock input to SCK10	Slave mode

- ★ Cautions 1. When the Ring-OSC clock is selected as the clock supplied to the CPU, the clock of the Ring-OSC oscillator is divided and supplied as the serial clock. At this time, the operation of serial interface CSI10 is not guaranteed.
- ★ 2. Do not write to CSIC10 while CSIE10 = 1 (operation enabled).
- ★ 3. Clear CKP10 to 0 to use P10/SCK10/TxD0, P11/SI10/RxD0, and P12/SO10 as general-purpose port pins.
 - 4. The phase type of the data clock is type 1 after reset.
 - **Remarks 1.** Figures in parentheses are for operation with fx = 10 MHz
 - **2.** fx: X1 input clock oscillation frequency

Figure 16-6. Format of Serial Clock Selection Register 11 (CSIC11)

Address: FF89H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CSIC11	0	0	0	CKP11	DAP11	CKS112	CKS111	CKS110

CKP11	DAP11	Specification of data transmission/reception timing	Туре
0	0	SCK11	1
0	1	SCK11	2
1	0	SCK11	3
1	1	SCK11SCK11SO11 \(\sqrt{D7\sqrt{D6\sqrt{D5\sqrt{D4\sqrt{D3\sqrt{D2\sqrt{D1\sqrt{D0}}}}} \)	4

CKS112	CKS111	CKS110	CSI11 serial clock selection	Mode
0	0	0	fx/2 (5 MHz)	Master mode
0	0	1	fx/2 ² (2.5 MHz)	Master mode
0	1	0	fx/2 ³ (1.25 MHz)	Master mode
0	1	1	fx/2 ⁴ (625 kHz)	Master mode
1	0	0	fx/2 ⁵ (312.5 kHz)	Master mode
1	0	1	fx/2 ⁶ (156.25 kHz)	Master mode
1	1	0	fx/2 ⁷ (78.13 kHz)	Master mode
1	1	1	External clock input to SCK11	Slave mode

- Cautions 1. When the Ring-OSC clock is selected as the clock supplied to the CPU, the clock of the Ring-OSC oscillator is divided and supplied as the serial clock. At this time, the operation of serial interface CSI11 is not guaranteed.
 - 2. Do not write to CSIC11 while CSIE11 = 1 (operation enabled).
 - 3. Clear CKP11 to 0 to use P02/SO11, P03/SI11, and P04/SCK11 as general-purpose port pins.
 - 4. The phase type of the data clock is type 1 after reset.

Remarks 1. Figures in parentheses are for operation with fx = 10 MHz

2. fx: X1 input clock oscillation frequency

★ (3) Port mode registers 0 and 1 (PM0, PM1)

These registers set port 0 and 1 input/output in 1-bit units.

When using P10/SCK10 and P04/SCK11 Note as the clock output pins of the serial interface, and P12/SO10 and P02/SO11 Note as the data output pins, clear PM10, PM04, PM12, PM02, and the output latches of P10, P04, P12, and P02 to 0.


When using P10/SCK10 and P04/SCK11 Note as the clock input pins of the serial interface, P11/SI10/RxD0 and P03/SI11 Note as the data input pins, and P05/SSI11/TI001 as the chip select input pin, set PM10, PM04, PM11, PM03, and PM05 to 1. At this time, the output latches of P10, P04, P11, P03, and P05 may be 0 or 1.

PM0 and PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets these registers to FFH.

Note μ PD780146, 780148, 78F0148 only.

Figure 16-7. Format of Port Mode Register 0 (PM0)



PM0n	P0n pin I/O mode selection (n = 0 to 6)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Figure 16-8. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH R/W

Symbol 7 6 5 4 3 2 1 0

PM1 PM17 PM16 PM15 PM14 PM13 PM12 PM11 PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

16.4 Operation of Serial Interfaces CSI10 and CSI11

Serial interfaces CSI10 and CSI11 can be used in the following two modes.

- · Operation stop mode
- 3-wire serial I/O mode

16.4.1 Operation stop mode

Serial communication is not executed in this mode. Therefore, the power consumption can be reduced. In addition, the $P10/\overline{SCK10}/TxD0$, P11/SI10/RxD0, P12/SO10, $P02/SO11^{Note}$, $P03/SI11^{Note}$, and $P04/\overline{SCK11}^{Note}$ pins can be used as ordinary I/O port pins in this mode.

Note μ PD780146, 780148, and 78F0148 only

(1) Register used

The operation stop mode is set by serial operation mode register 1n (CSIM1n).

To set the operation stop mode, clear bit 7 (CSIE1n) of CSIM1n to 0.

(a) Serial operation mode register 1n (CSIM1n)

CSIM1n can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears CSIM1n to 00H.

Remark n = 0: μ PD780143, 780144

n = 0, 1: μ PD780146, 780148, 78F0148

• Serial operation mode register 10 (CSIM10)

Address: FF80H After reset: 00H R/W

Symbol	<7>	6	5	4	3
CSIM10	CSIE10	TRMD10	0	DIR10	0

CSIE10	Operation control in 3-wire serial I/O mode
0	Disables operation ^{Note 1} and asynchronously resets the internal circuit ^{Note 2} .

2

1

0 CSOT10

- **Notes 1.** To use the SI10/RxD0/P11, SO10/P12, and SCK10/TxD0/P10 pins as general-purpose port pins, see **CHAPTER 4 PORT FUNCTIONS**.
 - 2. Bit 0 (CSOT10) of CSIM10 and serial I/O shift register 10 (SIO10) are reset.
 - Serial operation mode register 11 (CSIM11)

Address: FF88H After reset: 00H R/W

Symbol	<7>	6	5	4	3	2	1	0
CSIM11	CSIE11	TRMD11	SSE11	DIR11	0	0	0	CSOT11

CSIE11	Operation control in 3-wire serial I/O mode
0	Disables operation ^{Note 1} and asynchronously resets the internal circuit ^{Note 2} .

- **Notes 1.** To use the SI11/P03, SO11/P02, SCK11/P04, and SSI11/TI001/P05 pins as general-purpose port pins, see **CHAPTER 4 PORT FUNCTIONS**.
 - 2. Bit 0 (CSOT11) of CSIM11 and serial I/O shift register 11 (SIO11) are reset.

16.4.2 3-wire serial I/O mode

The 3-wire serial I/O mode is used for connecting peripheral ICs and display controllers with a clocked serial interface.

In this mode, communication is executed by using three lines: the serial clock (SCK1n), serial output (SO1n), and serial input (SI1n) lines.

★ (1) Registers used

- Serial operation mode register 1n (CSIM1n)
- Serial clock selection register 1n (CSIC1n)
- Port mode register 0 (PM0) or port mode register 1 (PM1)
- Port register 0 (P0) or port register 1 (P1)

The basic procedure of setting an operation in the 3-wire serial I/O mode is as follows.

- <1> Set the CSIC1n register (see Figures 16-5 and 16-6).
- <2> Set bits 0 and 4 to 6 (CSOT1n, DIR1n, SSE11 (serial interface CSI11 only), and TRMD1n) of the CSIM1n register (see Figures 16-3 and 16-4).
- <3> Set bit 7 (CSIE1n) of the CSIM1n register to 1. → Transmission/reception is enabled.
- <4> Write data to transmit buffer register 1n (SOTB1n). → Data transmission/reception is started. Read data from serial I/O shift register 1n (SIO1n). → Data reception is started.

Caution Take relationship with the other party of communication when setting the port mode register and port register.

Remark n = 0: $\mu PD780143, 780144$

The relationship between the register settings and pins is shown below.

Table 16-2. Relationship Between Register Settings and Pins (1/2)

(a) Serial interface CSI10

CSIE10	TRMD10	PM11	P11	PM12	P12	PM10	P10	CSI10		Pin Function	
								Operation	SI10/RxD0/ P11	SO10/P12	SCK10/ TxD0/P10
0	×	× ^{Note 1}	Stop	RxD0/P11	P12	TxD0/ P10 ^{Note 2}					
1	0	1	×	× ^{Note 1}	× ^{Note 1}	1	×	Slave reception ^{Note 3}	SI10	P12	SCK10 (input) ^{Note 3}
1	1	× ^{Note 1}	X ^{Note 1}	0	0	1	×	Slave transmission ^{Note 3}	RxD0/P11	SO10	SCK10 (input) ^{Note 3}
1	1	1	×	0	0	1	×	Slave transmission/ reception ^{Note 3}	SI10	SO10	SCK10 (input) ^{Note 3}
1	0	1	×	× ^{Note 1}	× ^{Note 1}	0	1	Master reception	SI10	P12	SCK10 (output)
1	1	× ^{Note 1}	× ^{Note 1}	0	0	0	1	Master transmission	RxD0/P11	SO10	SCK10 (output)
1	1	1	×	0	0	0	1	Master transmission/ reception	SI10	SO10	SCK10 (output)

Notes 1. Can be set as port function.

2. To use P10/SCK10/TxD0 as port pins, clear CKP10 to 0.

3. To use the slave mode, set CKS102, CKS101, and CKS100 to 1, 1, 1.

Remark x: don't care

CSIE10: Bit 7 of serial operation mode register 10 (CSIM10)

TRMD10: Bit 6 of CSIM10

CKP10: Bit 4 of serial clock selection register 10 (CSIC10)

CKS102, CKS101, CKS100: Bits 2 to 0 of CSIC10

PM1x: Port mode register

P1x: Port output latch

Table 16-2. Relationship Between Register Settings and Pins (2/2)

(b) Serial interface CSI11 (µPD780146, 780148, 78F0148 only)

CSIE11	TRMD11	SSE11	PM03	P03	PM02	P02	PM04	P04	PM05	P05	CSI11		Pin F	unction	
											Operation	SI11/ P03	SO11/ P02	SCK11/ P04	SSI11/ TI001/P05
0	×	×	× ^{Note 1}	Stop	P03	P02	P04 ^{Note 2}	TI001/ P05							
1	0	0	1	×	× ^{Note 1}	× ^{Note 1}	1	×	× ^{Note 1}	× ^{Note 1}	Slave reception ^{Note 3}	SI11	P02	SCK11 (input)	TI001/ P05
		1							1	×				Note 3	SSI11
1	1	0	× ^{Note 1}	× ^{Note 1}	0	0	1	×	× ^{Note 1}	× ^{Note 1}	Slave transmission ^{Note 3}	P03	SO11	SCK11 (input)	TI001/ P05
		1							1	×				Note 3	SSI11
1	1	0	1	×	0	0	1	×	× ^{Note 1}	× ^{Note 1}	Slave transmission/	SI11	SO11	SCK11 (input)	TI001/ P05
		1							1	×	receptionNote 3			Note 3	SSI11
1	0	0	1	×	× ^{Note 1}	× ^{Note 1}	0	1	× ^{Note 1}	× ^{Note 1}	Master reception	SI11	P02	SCK11 (output)	TI001/ P05
1	1	0	× ^{Note 1}	× ^{Note 1}	0	0	0	1	× ^{Note 1}	× ^{Note 1}	Master transmission	P03	SO11	SCK11 (output)	TI001/ P05
1	1	0	1	×	0	0	0	1	× ^{Note 1}	× ^{Note 1}	Master transmission/ reception	SI11	SO11	SCK11 (output)	TI001/ P05

Notes 1. Can be set as port function.

2. To use P04/SCK11 as port pins, clear CKP11 to 0.

3. To use the slave mode, set CKS112, CKS111, and CKS110 to 1, 1, 1.

Remark x: don't care

CSIE11: Bit 7 of serial operation mode register 11 (CSIM11)

TRMD11: Bit 6 of CSIM11

CKP11: Bit 4 of serial clock selection register 11 (CSIC11)

CKS112, CKS111, CKS110: Bits 2 to 0 of CSIC11

PM0x: Port mode register

P0x: Port output latch

(2) Communication operation

In the 3-wire serial I/O mode, data is transmitted or received in 8-bit units. Each bit of the data is transmitted or received in synchronization with the serial clock.

Data can be transmitted or received if bit 6 (TRMD1n) of serial operation mode register 1n (CSIM1n) is 1. Transmission/reception is started when a value is written to transmit buffer register 1n (SOTB1n). In addition, data can be received when bit 6 (TRMD1n) of serial operation mode register 1n (CSIM1n) is 0.

Reception is started when data is read from serial I/O shift register 1n (SIO1n).

However, communication is performed as follows if bit 5 (SSE11) of CSIM11 is 1 when serial interface CSI11 is in the slave mode.


- <1> Low level input to the SSI11 pin
 - → Transmission/reception is started when SOTB11 is written, or reception is started when SIO11 is read.
- <2> High level input to the SSI11 pin
 - → Transmission/reception or reception is held, therefore, even if SOTB11 is written or SIO11 is read, transmission/reception or reception will not be started.
- <3> Data is written to SOTB11 or data is read from SIO11 while a high level is input to the SSI11 pin, then a low level is input to the SSI11 pin
 - → Transmission/reception or reception is started.
- <4> A high level is input to the SSI11 pin during transmission/reception or reception
 - ightarrow Transmission/reception or reception is suspended.


After communication has been started, bit 0 (CSOT1n) of CSIM1n is set to 1. When communication of 8-bit data has been completed, a communication completion interrupt request flag (CSIIF1n) is set, and CSOT1n is cleared to 0. Then the next communication is enabled.

- Cautions 1. Do not access the control register and data register when CSOT1n = 1 (during serial communication).
 - When using serial interface CSI11, wait for the duration of at least one clock before the clock operation is started to change the level of the SSI11 pin in the slave mode; otherwise, malfunctioning may occur.

Remark n = 0.1

Figure 16-9. Timing in 3-Wire Serial I/O Mode (1/2)







Note The SSE11 flag and SSI11 pin are available only for serial interface CSI11, and are used in the slave mode.

Remark n = 0: μ PD780143, 780144 n = 0, 1: μ PD780146, 780148, 78F0148

Figure 16-9. Timing in 3-Wire Serial I/O Mode (2/2)






Note The SSE11 flag and SSI11 pin are available only for serial interface CSI11, and are used in the slave mode.


Remark n = 0: μ PD780143, 780144 n = 0, 1: μ PD780146, 780148, 78F0148

Figure 16-10. Timing of Clock/Data Phase


(a) Type 1; CKP1n = 0, DAP1n = 0




(b) Type 2; CKP1n = 0, DAP1n = 1



(c) Type 3; CKP1n = 1, DAP1n = 0



(d) Type 4; CKP1n = 1, DAP1n = 1




Remark n = 0: μ PD780143, 780144

(3) Timing of output to SO1n pin (first bit)

When communication is started, the value of transmit buffer register 1n (SOTB1n) is output from the SO1n pin. The output operation of the first bit at this time is described below.


Figure 16-11. Output Operation of First Bit



(1) When CKP1n = 0, DAP1n = 0 (or CKP1n = 1, DAP1n = 0)

The first bit is directly latched by the SOTB1n register to the output latch at the falling (or rising) edge of $\overline{SCK1n}$, and output from the SO1n pin via an output selector. Then, the value of the SOTB1n register is transferred to the SIO1n register at the next rising (or falling) edge of $\overline{SCK1n}$, and shifted one bit. At the same time, the first bit of the receive data is stored in the SIO1n register via the SI1n pin.

The second and subsequent bits are latched by the SIO1n register to the output latch at the next falling (or rising) edge of SCK1n, and the data is output from the SO1n pin.



(2) When CKP1n = 0, DAP1n = 1 (or CKP1n = 1, DAP1n = 1)

The first bit is directly latched by the SOTB1n register at the falling edge of the write signal of the SOTB1n register or the read signal of the SIO1n register, and output from the SO1n pin via an output selector. Then, the value of the SOTB1n register is transferred to the SIO1n register at the next falling (or rising) edge of $\overline{SCK1n}$, and shifted one bit. At the same time, the first bit of the receive data is stored in the SIO1n register via the SI1n pin. The second and subsequent bits are latched by the SIO1n register to the output latch at the next rising (or falling) edge of $\overline{SCK1n}$, and the data is output from the SO1n pin.


Remark n = 0: μ PD780143, 780144

(4) Output value of SO1n pin (last bit)


After communication has been completed, the SO1n pin holds the output value of the last bit.

Figure 16-12. Output Value of SO1n Pin (Last Bit)

(1) Type 1; when CKP1n = 0 and DAP1n = 0 (or CKP1n = 1, DAP1n = 0)



(2) Type 2; when CKP1n = 0 and DAP1n = 1 (or CKP1n = 1, DAP1n = 1)



Remark n = 0: μ PD780143, 780144

(5) SO1n output

The status of the SO1n output is as follows if bit 7 (CSIE1n) of serial operation mode register 1n (CSIM1n) is cleared to 0.

Table 16-3. SO1n Output Status

TRMD1n	DAP1n	DIR1n	SO1n Output
TRMD1n = 0 ^{Note}	_	_	Outputs low level ^{Note} .
TRMD1n = 1	DAP1n = 0	-	Value of SO1n latch (low-level output)
	DAP1n = 1	DIR1n = 0	Value of bit 7 of SOTB1n
		DIR1n = 1	Value of bit 0 of SOTB1n

Note Status after reset

Caution If a value is written to TRMD1n, DAP1n, and DIR1n, the output value of SO1n changes.

Remark n = 0: $\mu PD780143, 780144$

CHAPTER 17 SERIAL INTERFACE CSIA0

17.1 Functions of Serial Interface CSIA0

Serial interface CSIA0 has the following three modes.

- Operation stop mode
- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

(1) Operation stop mode

This mode is used when serial communication is not performed and can enable a reduction in the power consumption.

For details, see 17.4.1 Operation stop mode.

(2) 3-wire serial I/O mode (MSB/LSB-first selectable)

This mode is used to communicate 8-bit data using three lines: a serial clock line (SCKA0) and two serial data lines (SIA0 and SOA0).

The processing time of data communication can be shortened in the 3-wire serial I/O mode because transmission and reception can be simultaneously executed.

In addition, whether 8-bit data is communicated MSB or LSB first can be specified, so this interface can be connected to any device.

For details, see 17.4.2 3-wire serial I/O mode.

(3) 3-wire serial I/O mode with automatic transmit/receive function (MSB/LSB-first selectable)

This mode is used to communicate 8-bit data using three lines: a serial clock line (SCKA0) and two serial data lines (SIA0 and SOA0).

The processing time of data communication can be shortened in the 3-wire serial I/O mode with automatic transmit/receive function because transmission and reception can be simultaneously executed.

In addition, whether 8-bit data is communicated MSB or LSB first can be specified, so this interface can be connected to any device.

Data can be communicated to/from a display driver etc. without using software since a 32-byte transfer buffer RAM is incorporated. Also, the incorporation of handshake pins (STB0, BUSY0) has made connection to peripheral LSIs easy.

For details, see 17.4.3 3-wire serial I/O mode with automatic transmit/receive function.

- Master mode/slave mode selectable
- Communication data length: 8 bits
- MSB/LSB-first selectable for communication data
- Automatic transmit/receive function:

Number of transfer bytes can be specified between 1 and 32

Transfer interval can be specified (0 to 63 clocks)

Single communication/repeat communication selectable

- On-chip dedicated baud rate generator (6/8/16/32 divisions)
- 3-wire SOA0: Serial data output

SIA0: Serial data input SCKA0: Serial clock I/O

• Handshake function incorporated STB0: Strobe output

BUSY0: Busy input

- Transmission/reception completion interrupt: INTACSI
- Internal 32-byte buffer RAM

17.2 Configuration of Serial Interface CSIA0


Serial interface CSIA0 consists of the following hardware.

Table 17-1. Configuration of Serial Interface CSIA0

Item	Configuration
Registers	Serial I/O shift register 0 (SIOA0) Automatic data transfer address count register 0 (ADTC0)
Control registers	Serial operation mode specification register 0 (CSIMA0) Serial status register 0 (CSIS0) Serial trigger register 0 (CSIT0) Divisor selection register 0 (BRGCA0) Automatic data transfer address point specification register 0 (ADTP0) Automatic data transfer interval specification register 0 (ADTI0) Port mode register 14 (PM14) Port register 14 (P14)

User's Manual U15947EJ2V0UD

★Figure 17-1. Block Diagram of Serial Interface CSIA0



(1) Serial I/O shift register 0 (SIOA0)

This is an 8-bit register used to store transmit/receive data in 1-byte transfer mode (bit 6 (ATE0) of serial operation mode specification register 0 (CSIMA0) = 0). Writing transmit data to SIOA0 starts the communication. In addition, after a communication completion interrupt request (INTACSI) is output (bit 0 (TSF0) of serial status register 0 (CSIS0) = 0), data can be received by reading data from SIOA0.

This register can be written or read by an 8-bit memory manipulation instruction. However, writing to SIOA0 is prohibited when bit 0 (TSF0) of serial status register 0 (CSIS0) = 1.

RESET input clears this register to 00H.

- Cautions 1. A communication operation is started by writing to SIOA0. Consequently, when transmission is disabled (bit 3 (TXEA0) of CSIMA0 = 0), write dummy data to the SIOA0 register to start the communication operation, and then perform a receive operation.
 - 2. Do not write data to SIOA0 while the automatic transmit/receive function is operating.

(2) Automatic data transfer address count register 0 (ADTC0)

This is a register used to indicate buffer RAM addresses during automatic transfer. When automatic transfer is stopped, the data position when transfer stopped can be ascertained by reading ADTC0 register value. This register can be read by an 8-bit memory manipulation instruction.

RESET input clears this register to 00H. However, reading from ADTC0 is prohibited when bit 0 (TSF0) of

RESET input clears this register to 00H. However, reading from ADTC0 is prohibited when bit 0 (TSF0) of serial status register 0 (CSIS0) = 1.

Figure 17-2. Format of Automatic Data Transfer Address Count Register 0 (ADTC0)

Address: FF97	'H After res	et: 00H R						
Symbol	7	6	5	4	3	2	1	0
ADTC0	0	0	0	ADTC04	ADTC03	ADTC02	ADTC01	ADTP00

17.3 Registers Controlling Serial Interface CSIA0

Serial interface CSIA0 is controlled by the following eight registers.

- Serial operation mode specification register 0 (CSIMA0)
- Serial status register 0 (CSIS0)
- Serial trigger register 0 (CSIT0)
- Divisor selection register 0 (BRGCA0)
- Automatic data transfer address point specification register 0 (ADTP0)
- Automatic data transfer interval specification register 0 (ADTI0)
- Port mode register 14 (PM14)
- Port register 14 (P14)

(1) Serial operation mode specification register 0 (CSIMA0)

This is an 8-bit register used to control the serial communication operation.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 17-3. Format of Serial Operation Mode Specification Register 0 (CSIMA0)

Address: FF90H After reset: 00H R/W

Symbol CSIMA0

<7>	6	5	4	<3>	<2>	1	0
CSIAE0	ATE0	ATM0	MASTER0	TXEA0	RXEA0	DIR0	0

CSIAE0	Control of CSIA0 operation enable/disable
0	CSIA0 operation disabled (SOA0: Low level, SCKA0: High level) and asynchronously resets the internal circuit ^{Note} .
1	CSIA0 operation enabled

	ATE0	Control of automatic communication operation enable/disable
ĺ	0	1-byte communication mode
	1	Automatic communication mode

ATM0	Automatic communication mode specification
0	Single transfer mode (stops at the address specified by the ADTP0 register)
1	Repeat transfer mode (after transfer is complete, clear the ADTC0 register to 00H to resume transfer)

MASTER0	CSIA0 master/slave mode specification
0	Slave mode (synchronous with SCKA0 input clock)
1	Master mode (synchronous with internal clock)

	TXEA0	Control of transmit operation enable/disable
ı	0	Transmit operation disabled (SOA0: Low level)
	1	Transmit operation enabled

	RXEA0	Control of receive operation enable/disable
ı	0	Receive operation disabled
ı	1	Receive operation enabled

DIR0	First bit specification
0	MSB
1	LSB

Note Automatic data transfer address count register 0 (ADTC0), serial trigger register 0 (CSIT0), serial I/O shift register 0 (SIOA0), and bit 0 (TSF0) of serial status register 0 (CSIS0) are reset.

Cautions 1. When CSIAE0 = 0, the buffer RAM cannot be accessed.

- When CSIAE0 is changed from 1 to 0, the registers and bits mentioned in Note above are asynchronously initialized. To set CSIAE0 = 1 again, be sure to re-set the initialized registers.
- 3. When CSIAE0 is re-set to 1 after CSIAE0 is changed from 1 to 0, it is not guaranteed that the value of the buffer RAM will be retained.

4

(2) Serial status register 0 (CSIS0)

This is an 8-bit register used to control the communication operation and indicate status of CSIA0.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H. However, rewriting CSIS0 is prohibited when bit 0 (TSF0) is 1.

Figure 17-4. Format of Serial Status Register 0 (CSIS0) (1/2)

Address: FF9	1H After rese	et: 00H R/W	Note 1					
Symbol	7	6	5	4	3	2	1	0
CSIS0	0	0	STBE0	BUSYE0	BUSYLV0	ERRE0	ERRF0	TSF0
		ı						
	STBE0 ^{Notes 2, 3}			Strobe	output enable/o	disable		
	0	Strobe output	disabled					
	1	Strobe output	enabled					
	BUSYE0			Busy signa	detection enal	ole/disable		
	0	Busv signal d	etection disabl	led (input via E	USY0 pin is ia	nored)		

В	BUSYLV0 ^{Note 4}	Busy signal active level setting
Г	0	Low level
Г	1	High level

Busy signal detection enabled and communication wait by busy signal is executed

Notes 1. Bits 0 and 1 are read-only.

- **2.** STBE0 is valid only in master mode.
- 3. When STBE0 is set to 1, two transfer clocks are consumed between byte transfers regardless of the setting of automatic data transfer interval specification register 0 (ADTI0). That is, 10 transfer clocks are used for 1-byte transfer if ADTI0 = 00H is set.
- **4.** In bit error detection by busy input, the active level specified by BUSYLV0 is detected.

Caution Be sure to clear bits 6 and 7 to 0.

383

Figure 17-4. Format of Serial Status Register 0 (CSIS0) (2/2)

ERRE0 ^{Note}	Bit error detection enable/disable				
0	rror detection disabled				
1	Error detection enabled				

ERRF0	Bit error detection flag
0	 Bit 7 (CSIAE0) of serial operation mode specification register 0 (CSIMA0) = 0 At reset input When communication is started by setting bit 0 (ATSTA0) of serial trigger register 0 (CSIT0) to 1 or writing to SIOA0.
1	Bit error detected (when ERRE0 = 1, the level specified by BUSYLV0 during the data bit transfer period is detected via BUSY0 pin input).

TSF0	Transfer status detection flag
0	 Bit 7 (CSIAE0) of serial operation mode specification register 0 (CSIMA0) = 0 At reset input At the end of the specified transfer When transfer is stopped by setting bit 1 (ATSTP0) of serial trigger register 0 (CSIT0) to 1
1	From the transfer start to the end of the specified transfer

Note The ERRE0 setting is valid even when BUSYE0 = 0.

Caution When TSF0 is 1, rewriting serial operation mode specification register 0 (CSIMA0), serial status register 0 (CSIS0), divisor selection register 0 (BRGCA0), automatic data transfer address point specification register 0 (ADTP0), automatic data transfer interval specification register 0 (ADTI0), and serial I/O shift register 0 (SIOA0) are prohibited. However, these registers can be read and re-written to the same value. In addition, the buffer RAM can be rewritten during transfer.

(3) Serial trigger register 0 (CSIT0)

This is an 8-bit register used to control execution/stop of automatic data transfer between buffer RAM and serial I/O shift register 0 (SIOA0).

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H. However, manipulate only when bit 6 (ATE0) of serial operation mode specification register 0 (CSIMA0) is 1 (manipulation prohibited when ATE0 = 0).

Figure 17-5. Format of Serial Trigger Register 0 (CSIT0)

 Address: FF92H
 After reset: 00H
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 <1>
 <0>

 CSIT0
 0
 0
 0
 0
 0
 ATSTP0
 ATSTA0

ATSTP0	Automatic data transfer stop					
0	-					
1	Automatic data transfer stopped					

ATSTA0	Automatic data transfer start					
0	-					
1	Automatic data transfer started					

Cautions 1. Even if ATSTP0 or ATSTA0 is set to 1, automatic transfer cannot be started/stopped until 1-byte transfer is complete.

- 2. ATSTP0 and ATSTA0 change to 0 automatically after the interrupt signal INTACSI is generated.
- 3. After automatic data transfer is stopped, the data address when the transfer stopped is stored in automatic data transfer address count register 0 (ADTC0). However, since no function to restart automatic data transfer is incorporated, when transfer is stopped by setting ATSTP0 = 1, start automatic data transfer by ATSTA0 after re-setting the registers.

385

(4) Divisor selection register 0 (BRGCA0)

This is an 8-bit register used to select the serial clock.

This register can be set by an 8-bit memory manipulation instruction. However, when bit 0 (TSF0) of serial status register 0 (CSIS0) is 1, rewriting BRGCA0 is prohibited.

Figure 17-6. Format of Divisor Selection Register 0 (BRGCA0)

Address: FF93H After reset: 03H								
Symbol	7	6	5	4	3	2	1	0
BRGCA0	0	0	0	0	0	0	BRGCA01	BRGCA00

BRGCA01	BRGCA00	CSIA0 serial clock selection			
0	0	fx/6 (1.67 MHz)			
0	1	fx/2 ³ (1.25 MHz)			
1	0	fx/2 ⁴ (625 kHz)			
1	1	fx/2 ⁵ (312.5 kHz)			

Remarks 1. Figures in parentheses apply to operation with fx = 10 MHz

2. fx: X1 input clock oscillation frequency

(5) Automatic data transfer address point specification register 0 (ADTP0)

This is an 8-bit register used to specify the buffer RAM address that ends transfer during automatic data transfer (bit 6 (ATE0) of serial operation mode specification register 0 = 1).

This register can be set by an 8-bit memory manipulation instruction. However, when bit 0 (TSF0) of serial status register 0 (CSIS0) is 1, rewriting ADTP0 is prohibited.

In the 78K0/KF1, 00H to 1FH can be specified because 32 bytes of buffer RAM are incorporated.

★ Example When ADTP0 is set to 07H

8 bytes of FA00H to FA07H are transferred.

In repeat transfer mode (bit 5 (ATM0) of CSIMA0 = 1), transfer is performed repeatedly up to the address specified with ADTP0.

★ Example When ADTP0 is set to 07H (repeat transfer mode)

Transfer is repeated as FA00H to FA07H, FA00H to FA07H,

Figure 17-7. Format of Automatic Data Transfer Address Point Specification Register 0 (ADTP0)

Address: FF94H After reset: 00H R/W Symbol 2 0 6 5 4 3 1 ADTP0 0 0 ADTP04 ADTP03 ADTP01 0 ADTP02 ADTP00

Caution Be sure to clear bits 7 to 5 to 0.

The relationship between buffer RAM address values and ADTP0 setting values is shown below.

Table 17-2. Relationship Between Buffer RAM Address Values and ADTP0 Setting Values

Buffer RAM Address Value	ADTP0 Setting Value	Buffer RAM Address Value	ADTP0 Setting Value
FA00H	00H	FA10H	10H
FA01H	01H	FA11H	11H
FA02H	02H	FA12H	12H
FA03H	03H	FA13H	13H
FA04H	04H	FA14H	14H
FA05H	05H	FA15H	15H
FA06H	06H	FA16H	16H
FA07H	07H	FA17H	17H
FA08H	08H	FA18H	18H
FA09H	09H	FA19H	19H
FA0AH	0AH	FA1AH	1AH
FA0BH	0BH	FA1BH	1BH
FA0CH	0CH	FA1CH	1CH
FA0DH	0DH	FA1DH	1DH
FA0EH	0EH	FA1EH	1EH
FA0FH	0FH	FA1FH	1FH

(6) Automatic data transfer interval specification register 0 (ADTI0)

This is an 8-bit register used to specify the interval time between 1-byte communications during automatic data transfer (bit 6 (ATE0) of serial operation mode specification register 0 (CSIMA0) = 1).

Set this register when in master mode (bit 4 (MASTER0) of CSIMA0 = 1) (setting is unnecessary in slave mode). Setting in 1-byte communication mode (bit 6 (ATE0) of CSIMA0 = 0) is also valid. When the interval time specified by ADTI0 after the end of 1-byte communication has elapsed, an interrupt request signal (INTACSI) is output. The number of clocks for the interval can be set to between 0 and 63 clocks.

This register can be set by an 8-bit memory manipulation instruction. However, when bit 0 (TSF0) of serial status register 0 (CSIS0) is 1, rewriting ADTI0 is prohibited.

Figure 17-8. Format of Automatic Data Transfer Interval Specification Register 0 (ADTI0)

Address: FF95H After reset: 00H R			I					
Symbol	7	6	5	4	3	2	1	0
ADTI0	0	0	ADTI05	ADTI04	ADTI03	ADTI02	ADTI01	ADTI00

Caution Because the setting of bit 5 (STBE0) and bit 4 (BUSYE0) of serial status register 0 (CSIS0) takes priority over the ADTI0 setting, the interval time based on the setting of STBE0 and BUSYE0 is generated even when ADTI0 is cleared to 00H.


★ Example Interval time when busy signal is not generated

- <1> When STBE0 = 1, BUSYE0 = 0: Interval time of two serial clocks is generated
- <2> When STBE0 = 0, BUSYE0 = 1: Interval time of one serial clock is generated
- <3> When STBE0 = 1, BUSYE0 = 1: Interval time of two serial clocks is generated

Therefore, clearing STBE0 and BUSYE0 to 0 is required to perform no-wait transfer.

The specified interval time is the serial clock (specified by divisor selection register 0 (BRGCA0)) multiplied by an integer value.

Example When ADTI0 = 03H



★ (7) Port mode register 14 (PM14)

This register sets port 14 input/output in 1-bit units.


When using P142/SCKAO, P144/SOAO, and P145/STBO pins as the clock output, data output, or strobe output of the serial interface, clear PM142, PM144, PM145, and the output latches of P142, P144, and P145 to 0.

When using P141/BUSY0, P142/SCKA0, and P143/SIA0 pins as the busy input, clock input, or data input of the serial interface, set PM141, PM142, and PM143 to 1. At this time, the output latches of P141, P142, and P143 may be 0 or 1.

PM14 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 17-9. Format of Port Mode Register 14 (PM14)



PM14n	P14n pin I/O mode selection (n = 0 to 5)						
0	utput mode (output buffer on)						
1	pput mode (output buffer off)						

17.4 Operation of Serial Interface CSIA0

Serial interface CSIA0 has the following three modes.

- · Operation stop mode
- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

17.4.1 Operation stop mode

Serial communication is not executed in this mode. Therefore, the power consumption can be reduced. In addition, the P142/SCKAO, P143/SIAO, and P144/SOAO pins can be used as ordinary I/O port pins in this mode.

(1) Register used

★ The operation stop mode is set by serial operation mode specification register 0 (CSIMA0). To set the operation stop mode, clear bit 7 (CSIAE0) of CSIMA0 to 0.

(a) Serial operation mode specification register 0 (CSIMA0)

This is an 8-bit register used to control the serial communication operation.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Address: FF90H After reset: 00H R/W

CSIMA0

<7>	6	5	4	<3>	<2>	1	0
CSIAE0	ATE0	ATM0	MASTER0	TXEA0	RXEA0	DIR0	0

CSIAE0	Control of CSIA0 operation enable/disable
0	CSIA0 operation disabled (SOA0: Low level, SCKA0: High level) and asynchronously resets the internal circuit

17.4.2 3-wire serial I/O mode

The one-byte data transmission/reception is executed in the mode in which bit 6 (ATE0) of serial operation mode specification register 0 (CSIMA0) is cleared to 0.

The 3-wire serial I/O mode is useful for connecting peripheral ICs and display controllers with a clocked serial interface.

In this mode, communication is executed by using three lines: serial clock (SCKAO), serial output (SOAO), and serial input (SIAO) lines.

★ (1) Registers used

- Serial operation mode specification register 0 (CSIMA0)^{Note 1}
- Serial status register 0 (CSIS0)Note 2
- Divisor selection register 0 (BRGCA0)
- Port mode register 14 (PM14)
- Port register 14 (P14)
- Notes 1. Bits 7, 6, and 4 to 1 (CSIAE0, ATE0, MASTER0, TXEA0, RXEA0, and DIR0) are used. Setting of bit 5 (ATM0) is invalid.
 - 2. Only bit 0 (TSF0) is used.

The basic procedure of setting an operation in the 3-wire serial I/O mode is as follows.

- <1> Set the BRGCA0 register (see Figure 17-6)^{Note 1}.
- <2> Set bits 4 to 1 (MASTER0, TXEA0, RXEA0, and DIR0) of the CSIMA0 register (see Figure 17-3).
- <3> Set bit 7 (CSIAE0) of the CSIMA0 register to 1 and clear bit 6 (ATE0) to 0.
- <4> Write data to serial I/O shift register 0 (SIOA0). → Data transmission/reception is started^{Note 2}.
- Notes 1. This register does not have to be set when the slave mode is specified (MASTER0 = 0).
 - 2. Write dummy data to SIOA0 only for reception.

Caution Take relationship with the other party of communication when setting the port mode register and port register.

The relationship between the register settings and pins is shown below.

Table 17-3. Relationship Between Register Settings and Pins

CSIAE0	ATE0	MASTER0	PM143	P143	PM144	P144	PM142	P142	Serial I/O	Serial Clock	Pin Function		
									Shift Register 0 Operation	Counter Operation Control	SIA0/ P143	SOA0/ P144	SCKA0/ P142
0	×	×	× ^{Note 1}	x ^{Note 1}	× ^{Note 1}	× ^{Note 1}	× ^{Note 1}	× ^{Note 1}	Operation stopped	Clear	P143	P144	P142
1	0	0	1 Note 2	× ^{Note 2}	O ^{Note 3}	O ^{Note 3}	1	×	Operation enabled	Count operation	SIA0 ^{Note 2}	SOA0 ^{Note 3}	SCKA0 (input)
		1					0	1					SCKA0 (output)

Notes 1. Can be set as port function.

- **2.** Can be used as P143 when only transmission is performed. Clear bit 2 (RXEA0) of CSIMA0 to 0.
- 3. Can be used as P144 when only reception is performed. Clear bit 3 (TXEA0) of CSIMA0 to 0.

Remark x: don't care

CSIAE0: Bit 7 of serial operation mode specification register 0 (CSIMA0)

ATE0: Bit 6 of CSIMA0

MASTER0: Bit 4 of CSIMA0

PM14x: Port mode register

P14x: Port output latch

(2) 1-byte transmission/reception communication operation

(a) 1-byte transmission/reception

When bit 7 (CSIAE0) and bit 6 (ATE0) of serial operation mode specification register 0 (CSIMA0) = 1, 0, respectively, if communication data is written to serial I/O shift register 0 (SIOA0), the data is output via the SOA0 pin in synchronization with the $\overline{SCKA0}$ falling edge, and then input via the SIA0 pin in synchronization with $\overline{SCKA0}$ falling edge, and stored in the SIOA0 register in synchronization with the rising edge 1 clock later.

Data transmission and data reception can be performed simultaneously.

If only reception is to be performed, communication can only be started by writing a dummy value to the SIOA0 register.

When communication of 1 byte is complete, an interrupt request signal (INTACSI) is generated.

In 1-byte transmission/reception, the setting of bit 5 (ATM0) of CSIMA0 is invalid.

Be sure to read data after confirming that bit 0 (TSF0) of serial status register 0 (CSIS0) = 0.




Figure 17-10. 3-Wire Serial I/O Mode Timing


Caution The SOA0 pin becomes low level by an SIOA0 write.

(b) Data format

In the data format, data is changed in synchronization with the SCKA0 falling edge as shown below.

The data length is fixed to 8 bits and the data communication direction can be switched by the specification of bit 1 (DIR0) of serial operation mode specification register 0 (CSIMA0).

Figure 17-11. Format of Transmit/Receive Data



(c) Switching MSB/LSB as start bit

Figure 17-12 shows the configuration of serial I/O shift register 0 (SIOA0) and the internal bus. As shown in the figure, MSB/LSB can be read/written in reverse form.

Switching MSB/LSB as the start bit can be specified using bit 1 (DIR0) of serial operation mode specification register 0 (CSIMA0).




Figure 17-12. Transfer Bit Order Switching Circuit

Start bit switching is realized by switching the bit order for data written to SIOA0. The SIOA0 shift order remains unchanged.

Thus, switching between MSB-first and LSB-first must be performed before writing data to the shift register.

(d) Communication start

Serial communication is started by setting communication data to serial I/O shift register 0 (SIOA0) when the following two conditions are satisfied.

- Serial interface CSIA0 operation control bit (CSIAE0) = 1
- Serial communication is not in progress

Caution If CSIAE0 is set to 1 after data is written to SIOA0, communication does not start.

Upon termination of 8-bit communication, serial communication automatically stops and the interrupt request flag (ACSIIF) is set.

395

17.4.3 3-wire serial I/O mode with automatic transmit/receive function

Up to 32 bytes of data can be transmitted/received without using software in the mode in which bit 6 (ATE0) of serial operation mode specification register 0 (CSIMA0) is set to 1. After communication is started, only data of the set number of bytes stored in RAM in advance can be transmitted, and only data of the set number of bytes can be received and stored in RAM.

In addition, to transmit/receive data continuously, handshake signals (STB0 and BUSY0) generated by hardware are supported. Therefore, connection to peripheral LSIs such as OSD (On Screen Display) LSIs and LCD controller/drivers can be easily realized.

★ (1) Registers used

- Serial operation mode specification register 0 (CSIMA0)
- Serial status register 0 (CSIS0)
- Serial trigger register 0 (CSIT0)
- Divisor selection register 0 (BRGCA0)
- Automatic data transfer address point specification register 0 (ADTP0)
- Automatic data transfer interval specification register 0 (ADTI0)
- Port mode register 14 (PM14)
- Port register 14 (P14)

The relationship between the register settings and pins is shown below.

Table 17-4. Relationship Between Register Settings and Pins

CSIAE0	ATE0	MASTER0	STBE0	BUSYE0	ERRE0	PM143	P143	PM144	P144	PM142	P142	PM145	P145	PM141	P141	Serial I/O	Serial Clock		Pir	n Functi	on	
																Shift Register 0 Operation	Counter Operation Control				STB0/ P145	BUSY0/ P141
0	×	×	×	×Note 1	Operation stopped	Clear	P143	P144	P142	P145	P141											
1	1	0	×Note 1	×Note 1	0/1	1	×	0	0	1	×	×Note 1	×Note 1	×Note 1	×Note 1	Operation enabled	Count operation	SIAO ^{Note 2}		SCKA0 (input)	P145	P141
		1	0	0	0/1					0	1	×Note 1	×Note 1	×Note 1	×Note 1						P145	P141
			1	1	0/1							0	0	1	×					(output)	STB0	BUSY0

Notes 1. Can be set as port function.

2. Can be used as P143 when only transmission is performed. Clear bit 2 (RXEA0) of CSIMA0 to 0.

Remark x: don't care

CSIAE0: Bit 7 of serial operation mode specification register 0 (CSIMA0)

ATE0: Bit 6 of CSIMA0 MASTER0: Bit 4 of CSIMA0

STBE0: Bit 5 of serial status register 0 (CSIS0)

BUSYE0: Bit 4 of CSIS0
ERRE0: Bit 2 of CSIS0
PM14x: Port mode register
P14x: Port output latch

User's Manual U15947EJ2V0UD

(2) Automatic transmit/receive data setting

(a) Transmit data setting

- <1> Write transmit data from the least significant address FA00H of buffer RAM (up to FA1FH at maximum). The transmit data should be in the order from lower address to higher address.
- <2> Set the automatic data transfer address point specification register 0 (ADTP0) to the value obtained by subtracting 1 from the number of transmit data bytes.

(b) Setting example of automatic transmission/reception mode

- <1> Set bit 7 (CSIAE0) and bit 6 (ATE0) of serial operation mode specification register 0 (CSIMA0) to 1.
- <2> Set bit 2 (RXEA0) and bit 3 (TXEA0) of CSIMA0 to 1.
- <3> Set a data transfer interval in automatic data transfer interval specification register 0 (ADTI0).
- <4> Set bit 0 (ATSTA0) of serial trigger register 0 (CSIT0) to 1.

Caution Take relationship with the other party of communication when setting the port mode register and port register.

The following operations are automatically carried out when (a) and (b) are carried out.

- After the buffer RAM data indicated by automatic data transfer address count register 0 (ADTC0) is transferred to SIOA0, transmission is carried out (start of automatic transmission/reception).
- The received data is written to the buffer RAM address indicated by ADTC0.
- ADTC0 is incremented and the next data transmission/reception is carried out. Data transmission/reception continues until the ADTC0 incremental output matches the set value of automatic data transfer address point specification register 0 (ADTP0) (end of automatic transmission/reception). However, if bit 5 (ATM0) of CSIMA0 is set to 1 (repeat mode), ADTC0 is cleared after a match between ADTP0 and ADTC0, and then repeated transmission/reception is started.
- When automatic transmission/reception is terminated, TSF0 is cleared to 0.

(3) Automatic transmission/reception communication operation

(a) Automatic transmission/reception mode

Automatic transmission/reception can be performed using buffer RAM.

The data stored in the buffer RAM is output from the SOA0 pin via the SIOA0 register in synchronization with the $\overline{SCKA0}$ falling edge by performing (a) and (b) in (2) Automatic transmit/receive data setting. The data is then input from the SIA0 pin via the SIOA0 register in synchronization with the $\overline{SCKA0}$ falling edge and the receive data is stored in the buffer RAM in synchronization with the rising edge 1 clock later.

Data transfer ends if bit 0 (TSF0) of serial status register 0 (CSIS0) is set to 1 when any of the following conditions is met.

- Reset by clearing bit 7 (CSIAE0) of the CSIMA0 register to 0
- Transfer of 1 byte is complete by setting bit 1 (ATSTP0) of the CSIT0 register to 1
- Transfer of 1 byte is complete when bit 1 (ERRF0) of the CSIS0 register becomes 1 while bit 2 (ERRE0) = 1
- Transfer of the range specified by the ADTP0 register is complete


At this time, an interrupt request signal (INTACSI) is generated except when the CSIAE0 bit = 0.

If a transfer is terminated in the middle, transfer starting from the remaining data is not possible. Read automatic data transfer address count register 0 (ADTC0) to confirm how much of the data has already been transferred and re-execute transfer by performing (a) and (b) in (2) Automatic transmit/receive data setting.

In addition, when busy control and strobe control are not performed, the BUSY0/BUZ/INTP7/P141 and STB0/P145 pins can be used as ordinary I/O port pins.

Figure 17-13 shows the operation timing in automatic transmission/reception mode and Figure 17-14 shows the operation flowchart. Figure 17-15 shows the operation of internal buffer RAM when 6 bytes of data are transmitted/received.

Figure 17-13. Automatic Transmission/Reception Mode Operation Timings



- Cautions 1. Because. in the automatic transmission/reception mode, the automatic transmit/receive function writes/reads data to/from the internal buffer RAM after 1transmission/reception, interval is inserted until the next transmission/reception. As the buffer RAM write/read is performed at the same time as CPU processing, the interval is dependent upon the value of automatic data transfer interval specification register 0 (ADTI0) and the set values of bits 5 and 4 (STBE0, BUSYE0) of serial status register 0 (CSIS0) (see (5) **Automatic** transmit/receive interval time).
 - If an access to the buffer RAM by the CPU conflicts with an access to the buffer RAM by serial interface CSIA0 during the interval period, the interval time specified by automatic data transfer interval specification register 0 (ADTI0) may be extended.

Remark ACSIIF: Interrupt request flag

TSF0: Bit 0 of serial status register 0 (CSIS0)




Figure 17-14. Automatic Transmission/Reception Mode Flowchart

ADTP0: Automatic data transfer address point specification register 0

ADTI0: Automatic data transfer interval specification register 0

ATSTA0: Bit 0 of serial trigger register 0 (CSIT0)

SIOA0: Serial I/O shift register 0

ADTC0: Automatic data transfer address count register 0

TSF0: Bit 0 of serial status register 0 (CSIS0)

In 6-byte transmission/reception (ATM0 = 0, RXEA0 = 1, TXEA0 = 1) in automatic transmission/reception mode, internal buffer RAM operates as follows.

(i) Starting transmission/reception (see Figure 17-15 (a).)

When bit 0 (ATSTA0) of serial trigger register 0 (CSIT0) is set to 1, transmit data 1 (T1) is transferred from the internal buffer RAM to SIOA0. When transmission of the first byte is completed, receive data 1 (R1) is transferred from SIOA0 to the buffer RAM, and automatic data transfer address count register 0 (ADTC0) is incremented. Then transmit data 2 (T2) is transferred from the internal buffer RAM to SIOA0.

(ii) 4th byte transmission/reception point (see Figure 17-15 (b).)


Transmission/reception of the third byte is completed, and transmit data 4 (T4) is transferred from the internal buffer RAM to SIOA0. When transmission of the fourth byte is completed, the receive data 4 (R4) is transferred from SIOA0 to the internal buffer RAM, and ADTC0 is incremented.

(iii) Completion of transmission/reception (see Figure 17-15 (c).)

When transmission of the sixth byte is completed, receive data 6 (R6) is transferred from SIOA0 to the internal buffer RAM, and the interrupt request flag (ACSIIF) is set (INTACSI generation). Bit 0 (TSF0) of serial status register 0 (CSIS0) is cleared.

Figure 17-15. Internal Buffer RAM Operation in 6-Byte Transmission/Reception (in Automatic Transmission/Reception Mode) (1/2)


(a) Starting transmission/reception




4

Figure 17-15. Internal Buffer RAM Operation in 6-Byte Transmission/Reception (in Automatic Transmission/Reception Mode) (2/2)

(b) 4th byte transmission/reception



(c) Completion of transmission/reception



(b) Automatic transmission mode


In this mode, the specified number of 8-bit unit data is transmitted.


Serial communication is started when bit 0 (ATSTA0) of serial trigger register 0 (CSIT0) is set to 1 while bit 7 (CSIAE0), bit 6 (ATE0), and bit 3 (TXEA0) of serial operation mode specification register 0 (CSIMA0) are set to 1.

When the final byte has been transmitted, an interrupt request flag (ACSIIF) is set. The termination of automatic transmission and reception can also be judged by bit 0 (TSF0) of serial status register 0 (CSIS0).

If a receive operation, busy control and strobe control are not executed, the SIA0/P143, BUSY0/BUZ/INTP7/P141, and STB0/P145 pins can be used as normal I/O port pins.

Figure 17-16 shows the automatic transmission mode operation timing, and Figure 17-17 shows the operation flowchart. Figure 17-18 shows the operation of the internal buffer RAM when 6 bytes of data are transmitted.





- Cautions 1. Because, in the automatic transmission mode, the automatic transmit/receive function reads data from the internal buffer RAM after 1-byte transmission, an interval is inserted until the next transmission. As the buffer RAM read is performed at the same time as CPU processing, the interval is dependent upon the value of automatic data transfer interval specification register 0 (ADTI0) and the set values of bits 5 and 4 (STBE0, BUSYE0) of serial status register 0 (CSIS0) (see (5) Automatic transmit/receive interval time).
 - If an access to the buffer RAM by the CPU conflicts with an access to the buffer RAM by serial interface CSIA0 during the interval period, the interval time specified by automatic data transfer interval specification register 0 (ADTI0) may be extended.

Remark ACSIIF: Interrupt request flag

TSF0: Bit 0 of serial status register 0 (CSIS0)




Figure 17-17. Automatic Transmission Mode Flowchart

ADTP0: Automatic data transfer address point specification register 0
ADTI0: Automatic data transfer interval specification register 0

ATSTA0: Bit 0 of serial trigger register 0 (CSIT0)

SIOA0: Serial I/O shift register 0

ADTC0: Automatic data transfer address count register 0

TSF0: Bit 0 of serial status register 0 (CSIS0)

In 6-byte transmission (ATM0 = 0, RXEA0 = 0, TXEA0 = 1, ATE0 = 1) in automatic transmission mode, internal buffer RAM operates as follows.

(i) Starting transmission (see Figure 17-18 (a).)

When bit 0 (ATSTA0) of serial trigger register 0 (CSIT0) is set to 1, transmit data 1 (T1) is transferred from the internal buffer RAM to SIOA0. When transmission of the first byte is completed, automatic data transfer address count register 0 (ADTC0) is incremented. Then transmit data 2 (T2) is transferred from the internal buffer RAM to SIOA0.

(ii) 4th byte transmission point (see Figure 17-18 (b).)


Transmission of the third byte is completed, and transmit data 4 (T4) is transferred from the internal buffer RAM to SIOA0. When transmission of the fourth byte is completed, ADTC0 is incremented.

(iii) Completion of transmission (see Figure 17-18 (c).)

When transmission of the sixth byte is completed, the interrupt request flag (ACSIIF) is set (INTACSI generation). Bit 0 (TSF0) of serial status register 0 (CSIS0) is cleared.

Figure 17-18. Internal Buffer RAM Operation in 6-Byte Transmission (in Automatic Transmission Mode) (1/2)


(a) Starting transmission




405

Figure 17-18. Internal Buffer RAM Operation in 6-Byte Transmission (in Automatic Transmission Mode) (2/2)

(b) 4th byte transmission point



(c) Completion of transmission



(c) Repeat transmission mode

In this mode, data stored in the internal buffer RAM is transmitted repeatedly.


Serial communication is started when bit 0 (ATSTA0) of serial trigger register 0 (CSIT0) is set to 1 while bit 7 (CSIAE0), bit 6 (ATE0), bit 5 (ATM0), and bit 3 (TXEA0) of serial operation mode specification register 0 (CSIMA0) are set to 1.

Unlike the basic transmission mode, after the number of setting bytes has been transmitted, the interrupt request flag (ACSIIF) is not set, automatic data transfer address count register 0 (ADTC0) is reset to 0, and the internal buffer RAM contents are transmitted again.

When a reception operation, busy control and strobe control are not performed, the SIA0/P143, BUSY0/BUZ/INTP7/P141, and STB0/P145 pins can be used as ordinary I/O port pins.

The repeat transmission mode operation timing is shown in Figure 17-19, and the operation flowchart in Figure 17-20. Figure 17-21 shows the operation of the internal buffer RAM when 6 bytes of data are transmitted in the repeat transmission mode.

Figure 17-19. Repeat Transmission Mode Operation Timing



- Cautions 1. Because, in the repeat transmission mode, a read is performed on the buffer RAM after the transmission of one byte, the interval is included in the period up to the next transmission. As the buffer RAM read is performed at the same time as CPU processing, the interval is dependent upon automatic data transfer interval specification register 0 (ADTI0) and the set values of bits 5 and 4 (STBE0, BUSYE0) of serial status register 0 (CSISO) (see (5) Automatic transmit/receive interval time).
 - If an access to the buffer RAM by the CPU conflicts with an access to the buffer RAM by serial interface CSIA0 during the interval period, the interval time specified by automatic data transfer interval specification register 0 (ADTI0) may be extended.




Figure 17-20. Repeat Transmission Mode Flowchart

ADTP0: Automatic data transfer address point specification register 0 ADTI0: Automatic data transfer interval specification register 0

ATSTA0: Bit 0 of serial trigger register 0 (CSIT0)

SIOA0: Serial I/O shift register 0

ADTC0: Automatic data transfer address count register 0

In 6-byte transmission (ATM0 = 1, RXEA0 = 0, TXEA0 = 1, ATE0 = 1) in repeat transmission mode, internal buffer RAM operates as follows.

(i) Starting transmission (see Figure 17-21 (a).)

When bit 0 (ATSTA0) of serial trigger register 0 (CSIT0) is set to 1, transmit data 1 (T1) is transferred from the internal buffer RAM to SIOA0. When transmission of the first byte is completed, automatic data transfer address count register 0 (ADTC0) is incremented. Then transmit data 2 (T2) is transferred from the internal buffer RAM to SIOA0.

(ii) Upon completion of transmission of 6 bytes (see Figure 17-21 (b).)

When transmission of the sixth byte is completed, the interrupt request flag (ACSIIF) is not set. ADTC0 is reset to 0.

(iii) 7th byte transmission point (see Figure 17-21 (c).)

FA00H

Transmit data 1 (T1)

Transmit data 1 (T1) is transferred from the internal buffer RAM to SIOA0 again. When transmission of the first byte is completed, ADTC0 is incremented. Then transmit data 2 (T2) is transferred from the internal buffer RAM to SIOA0.

Figure 17-21. Internal Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (1/2)

FA1FH FA05H Transmit data 6 (T6) Transmit data 5 (T5) Transmit data 4 (T4) Transmit data 3 (T3) Transmit data 2 (T2) SIOA0 ADTP0 ADTC0


(a) Starting transmission

ACSIIF


0

Figure 17-21. Internal Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (2/2)

(b) Upon completion of transmission of 6 bytes




(c) 7th byte transmission point



(d) Data format

In the data format, data is changed in synchronization with the $\overline{\text{SCKA0}}$ falling edge as shown below. The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of bit 1 (DIR0) of serial operation mode specification register 0 (CSIMA0).

Figure 17-22. Format of CSIA0 Transmit/Receive Data



(e) Automatic transmission/reception suspension and restart


Automatic transmission/reception can be temporarily suspended by setting bit 1 (ATSTP0) of serial trigger register 0 (CSIT0) to 1.

During 8-bit data communication, the transmission/reception is not suspended. It is suspended upon completion of 8-bit data communication.

When suspended, bit 0 (TSF0) of serial status register 0 (CSIS0) is cleared to 0 after transfer of the 8th bit.

- Cautions 1. If the HALT instruction is executed during automatic transmission/reception, communication is suspended and the HALT mode is set if during 8-bit data communication. When the HALT mode is cleared, automatic transmission/reception is restarted from the suspended point.
 - 2. When suspending automatic transmission/reception, do not change the operating mode to 3-wire serial I/O mode while TSF0 = 1.

Figure 17-23. Automatic Transmission/Reception Suspension and Restart



ATSTP0: Bit 1 of serial trigger register 0 (CSIT0)

ATSTA0: Bit 0 of CSIT0

(4) Synchronization control

Busy control and strobe control are functions used to synchronize transmission/reception between the master device and a slave device.

By using these functions, a shift in bits being transmitted or received can be detected.

(a) Busy control option


Busy control is a function to keep the serial transmission/reception by the master device waiting while the busy signal output by a slave device to the master is active.

When using this busy control option, the following conditions must be satisfied.

- Bit 6 (ATE0) of serial operation mode specification register 0 (CSIMA0) is set to 1.
- Bit 4 (BUSYE0) of serial status register 0 (CSIS0) is set to 1.

Figure 17-24 shows the system configuration of the master device and slave device when the busy control option is used.

Figure 17-24. System Configuration When Busy Control Option Is Used



The master device inputs the busy signal output by the slave device to the BUSY0/BUZ/INTP7/P141 pin. The master device samples the input busy signal in synchronization with the falling of the serial clock. Even if the busy signal becomes active while 8-bit data is being transmitted or received, transmission/reception by the master is not kept waiting. If the busy signal is active at the rising edge of the serial clock one clock after completion of transmission/reception of the 8-bit data, the busy input becomes valid. After that, the master transmission/reception is kept waiting while the busy signal is active.

The active level of the busy signal is set by bit 3 (BUSYLV0) of CSIS0.


BUSYLV0 = 1: Active-high BUSYLV0 = 0: Active-low

When using the busy control option, select the internal clock as the serial clock. Control with the busy signal cannot be implemented with the external clock.

Figure 17-25 shows the operation timing when the busy control option is used.

Caution Busy control cannot be used simultaneously with the interval time control function of automatic data transfer interval specification register 0 (ADTI0).

★ Figure 17-25. Operation Timing When Busy Control Option Is Used (When BUSYLV0 = 1)



Remark ACSIIF: Interrupt request flag

TSF0: Bit 0 of serial status register 0 (CSIS0)


When the busy signal becomes inactive, waiting is released. If the sampled busy signal is inactive, transmission/reception of the next 8-bit data is started at the falling edge of the next serial clock.

Because the busy signal is asynchronous with the serial clock, it takes up to 1 clock until the busy signal is sampled, even if made inactive by the slave. It takes 0.5 clock until data transfer is started after the busy signal was sampled.

To accurately release waiting, the slave must keep the busy signal inactive at least for the duration of 1.5 clock.

Figure 17-26 shows the timing of the busy signal and releasing the waiting. This figure shows an example in which the busy signal is active as soon as transmission/reception has been started.

Figure 17-26. Busy Signal and Wait Release (When BUSYLV0 = 1)



(b) Busy & strobe control option

Strobe control is a function used to synchronize data transmission/reception between the master and slave devices. The master device outputs the strobe signal from the STB0/P145 pin when 8-bit transmission/reception has been completed. By this signal, the slave device can determine the timing of the end of data transmission. Therefore, synchronization is established even if a bit shift occurs because noise is superimposed on the serial clock, and transmission of the next byte is not affected by the bit shift.

To use the strobe control option, the following conditions must be satisfied:

- Bit 6 (ATE0) of the serial operation mode specification register 0 (CSIMA0) is set to 1.
- Bit 5 (STBE0) of serial status register 0 (CSIS0) is set to 1.

Usually, the busy control and strobe control options are simultaneously used as handshake signals. In this case, the strobe signal is output from the STB0/P145 pin, the BUSY0/BUZ/INTP7/P141 pin can be sampled to keep transmission/reception waiting while the busy signal is input.


A high level lasting for one transfer clock is output from the STB0/P145 pin in synchronization with the falling edge of the ninth serial clock as the strobe signal. The busy signal is detected at the rising edge of the serial clock two clocks after 8-bit data transmission/reception completion.

When the strobe control option is not used, the P145/STB0 pin can be used as a normal I/O port pin.

Figure 17-27 shows the operation timing when the busy & strobe control options are used.

When the strobe control option is used, the interrupt request flag (ACSIIF) that is set on completion of transmission/reception is set after the strobe signal is output.

★ Figure 17-27. Operation Timing When Busy & Strobe Control Options Are Used (When BUSYLV0 = 1)



Caution When TSF0 is cleared, the SOA0 pin goes low.

Remark ACSIIF: Interrupt request flag

TSF0: Bit 0 of serial status register 0 (CSIS0)

(c) Bit shift detection by busy signal

During automatic transmission/reception, a bit shift of the serial clock of the slave device may occur because noise is superimposed on the serial clock signal output by the master device. Unless the strobe control option is used at this time, the bit shift affects transmission of the next byte. In this case, the master can detect the bit shift by checking the busy signal during transmission by using the busy control option.

A bit shift is detected by using the busy signal as follows:

The slave outputs the busy signal after the rising of the eighth serial clock during data transmission/reception (to not keep transmission/reception waiting by the busy signal at this time, make the busy signal inactive within 2 clocks).

The master samples the busy signal in synchronization with the falling edge of the serial clock if bit 2 (ERRE0) of serial status register 0 (CSIS0) is set to 1. If a bit shift does not occur, all the eight serial clocks that have been sampled are inactive. If the sampled serial clocks are active, it is assumed that a bit shift has occurred, error processing is executed (by setting bit 1 (ERRF0) of serial status register 0 (CSIS0) to 1, and communication is suspended and an interrupt request signal (INTACSI) is output).

Although communication is suspended after completion of 1-byte data communication, slave signal output, wait due to the busy signal, and wait due to the interval time specified by ADTI0 are not executed. If ERRE0 = 0, ERRF0 cannot become 1 even if a bit shift occurs.

Figure 17-28 shows the operation timing of the bit shift detection function by the busy signal.

Remark The bit error function is valid both in the master mode and slave mode. The setting of ERRE0 is valid even when BUSYE0 = 0.




Figure 17-28. Operation Timing of Bit Shift Detection Function by Busy Signal (When BUSYLV0 = 0)

ACSIIF: Interrupt request flag

CSIAE0: Bit 7 of serial operation mode specification register 0 (CSIMA0)

ERRF0: Bit 1 of serial status register 0 (CSIS0)

(5) Automatic transmit/receive interval time

When using the automatic transmit/receive function, the read/write operations from/to the internal buffer RAM are performed after transmitting/receiving one byte. Therefore, an interval is inserted before the next transmit/receive operation.

Since the read/write operations from/to the buffer RAM are performed in parallel with the CPU processing when using the automatic transmit/receive function by the internal clock, the interval depends on the value which is set in automatic data transfer interval specification register 0 (ADTI0) and bits 5 and 4 (STBE0, BUSYE0) of serial status register 0 (CSIS0).

When ADTI0 is cleared to 00H, an interval time based on the to STBE0 and BUSYE0 settings is generated. For example, when ADTI0 = 00H and STBE0 = BUSYE0 = 1, an interval time of two clocks is generated. If an interval time of two clocks or more is set by ADTI0, the interval time set by ADTI0 is generated regardless of the STBE0 and BUSYE0 settings.


Example Interval time when busy signal is not generated

<1> When STBE0 = 1, BUSYE0 = 0: Interval time of two serial clocks is generated

<2> When STBE0 = 0, BUSYE0 = 1: Interval time of one serial clock is generated

<3> When STBE0 = 1, BUSYE0 = 1: Interval time of two serial clocks is generated

Figure 17-29. Automatic Transmit/Receive Interval Time



ACSIIF: Interrupt request flag

CHAPTER 18 MULTIPLIER/DIVIDER

18.1 Functions of Multiplier/Divider

The multiplier/divider has the following functions.

- 16 bits × 16 bits = 32 bits (multiplication)
- 32 bits ÷ 16 bits = 32 bits, 16-bit remainder (division)

18.2 Configuration of Multiplier/Divider

The multiplier/divider consists of the following hardware.

Table 18-1. Configuration of Multiplier/Divider

Item	Configuration
Registers	Remainder data register 0 (SDR0) Multiplication/division data registers A0 (MDA0H, MDA0L) Multiplication/division data registers B0 (MDB0)
Control register	Multiplier/divider control register 0 (DMUC0)

Figure 18-1 shows the block diagram of the multiplier/divider.




Figure 18-1. Block Diagram of Multiplier/Divider


(1) Remainder data register 0 (SDR0)

SDR0 is a 16-bit register that stores a remainder. This register stores 0 in the multiplication mode and the remainder of an operation result in the division mode.

This register can be read by an 8-bit or 16-bit memory manipulation instruction.

RESET input clears this register to 0000H.

Figure 18-2. Format of Remainder Data Register 0 (SDR0)




- Cautions 1. The value read from SDR0 during operation processing (while bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is 1) is not guaranteed.
 - 2. SDR0 is reset when the operation is started (when DMUE is set to 1).

(2) Multiplication/division data register A0 (MDA0H, MDA0L)

MDA0 is a 32-bit register that sets a 16-bit multiplier A in the multiplication mode and a 32-bit dividend in the division mode, and stores the 32-bit result of the operation (higher 16 bits: MDA0H, lower 16 bits: MDA0L).

Figure 18-3. Format of Multiplication/Division Data Register A0 (MDA0H, MDA0L)



- Cautions 1. MDA0H is cleared to 0 when an operation is started in the multiplication mode (when multiplier/divider control register 0 (DMUC0) is set to 81H).
 - Do not change the value of MDA0 during operation processing (while bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is 1). Even in this case, the operation is executed, but the result is undefined.
 - 3. The value read from MDA0 during operation processing (while DMUE is 1) is not guaranteed.

The functions of MDA0 when an operation is executed are shown in the table below.

Table 18-2. Functions of MDA0 During Operation Execution

DMUSEL0	Operation Mode	Setting	Operation Result		
0	Division mode	Dividend	Division result (quotient)		
1	Multiplication mode	Higher 16 bits: 0, Lower 16 bits: Multiplier A	Multiplication result (product)		

The register configuration differs between when multiplication is executed and when division is executed, as follows.

• Register configuration during multiplication

<Multiplier A> <Multiplier B> <Product> MDA0 (bits 15 to 0) \times MDB0 (bits 15 to 0) = MDA0 (bits 31 to 0)

· Register configuration during division

MDA0 fetches the calculation result as soon as the clock is input, when bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is set to 1.

MDA0H and MDA0L can be set by an 8-bit or 16-bit memory manipulation instruction.

RESET input clears this register to 0000H.


(3) Multiplication/division data register B0 (MDB0)

MDB0 is a register that stores a 16-bit multiplier B in the multiplication mode and a 16-bit divisor in the division mode.

This register can be set by an 8-bit or 16-bit memory manipulation instruction.

RESET input clears this register to 0000H.

Figure 18-4. Format of Multiplication/Division Data Register B0 (MDB0)



- Cautions 1. Do not change the value of MDB0 during operation processing (while bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is 1). Even in this case, the operation is executed, but the result is undefined.
 - 2. Do not clear MDB0 to 0000H in the division mode. If set, undefined operation results are stored in MDA0 and SDR0.

18.3 Register Controlling Multiplier/Divider

The multiplier/divider is controlled by multiplier/divider control register 0 (DMUC0).

(1) Multiplier/divider control register 0 (DMUC0)

DMUC0 is an 8-bit register that controls the operation of the multiplier/divider.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 18-5. Format of Multiplier/Divider Control Register 0 (DMUC0)

Address: FF68	H After rese	et: 00H R/W						
Symbol	<7>	6	5	4	3	2	1	0
DMUC0	DMUE	0	0	0	0	0	0	DMUSEL0

DMUE ^{Note}	Operation start/stop
0	Stops operation
1	Starts operation

DMUSEL0	Operation mode (multiplication/division) selection
0	Division mode
1	Multiplication mode

Note When DMUE is set to 1, the operation is started. DMUE is automatically cleared to 0 after the operation is complete.

- Cautions 1. If DMUE is cleared to 0 during operation processing (when DMUE is 1), the operation result is not guaranteed. If the operation is completed while the clearing instruction is being executed, the operation result is guaranteed, provided that the interrupt flag is set.
 - Do not change the value of DMUSEL0 during operation processing (while DMUE is 1). If it is changed, undefined operation results are stored in multiplication/division data register A0 (MDA0) and remainder data register 0 (SDR0).
 - 3. If DMUE is cleared to 0 during operation processing (while DMUE is 1), the operation processing is stopped. To execute the operation again, set multiplication/division data register A0 (MDA0), multiplication/division data register B0 (MDB0), and multiplier/divider control register 0 (DMUC0), and start the operation (by setting DMUE to 1).

18.4 Operations of Multiplier/Divider

18.4.1 Multiplication operation

★ • Initial setting

- 1. Set operation data to multiplication/division data register A0L (MDA0L) and multiplication/division data register B0 (MDB0).
- 2. Set bits 0 (DMUSEL0) and 7 (DMUE) of multiplier/divider control register 0 (DMUC0) to 1. Operation will start.

• During operation

3. The operation will be completed when 16 internal clocks have been issued after the start of the operation (intermediate data is stored in the MDA0L and MDA0H registers during operation, and therefore the read values of these registers are not guaranteed).


• End of operation

- 4. The operation result data is stored in the MDA0L and MDA0H registers.
- 5. DMUE is cleared to 0 (end of operation).
- 6. After the operation, an interrupt request signal (INTDMU) is generated.

Next operation

- 7. To execute multiplication next, start from the initial setting in 18.4.1 Multiplication operation.
- 8. To execute division next, start from the initial setting in **18.4.2 Division operation**.





18.4.2 Division operation

★ • Initial setting

- 1. Set operation data to multiplication/division data register A0 (MDA0L and MDA0H) and multiplication/division data register B0 (MDB0).
- 2. Set bits 0 (DMUSEL0) and 7 (DMUE) of multiplier/divider control register 0 (DMUC0) to 0 and 1, respectively. Operation will start.

• During operation


3. The operation will be completed when 32 internal clocks have been issued after the start of the operation (intermediate data is stored in the MDA0L and MDA0H registers and remainder data register 0 (SDR0) during operation, and therefore the read values of these registers are not guaranteed).

• End of operation

- 4. The result data is stored in the MDA0L, MDA0H, and SDR0 registers.
- 5. DMUE is cleared to 0 (end of operation).
- 6. After the operation, an interrupt request signal (INTDMU) is generated.

Next operation

- 7. To execute multiplication next, start from the initial setting in 18.4.1 Multiplication operation.
- 8. To execute division next, start from the initial setting in **18.4.2 Division operation**.



CHAPTER 19 INTERRUPT FUNCTIONS

19.1 Interrupt Function Types

The following two types of interrupt functions are used.

(1) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into a high interrupt priority group and a low interrupt priority group by setting the priority specification flag registers (PR0L, PR0H, PR1L, PR1H). Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupts with the same priority are generated simultaneously, each interrupt is serviced according to its predetermined priority (see **Table 19-1**).

* A standby release signal is generated and STOP and HALT modes are released.

Nine external interrupt requests and 20 (17 in the μPD780143 and 780144) internal interrupt requests are provided as maskable interrupts.

(2) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

19.2 Interrupt Sources and Configuration

A total of 30 (27 in the μ PD780143 and 780144) interrupt sources exist for maskable and software interrupts (see **Table 19-1**).

Table 19-1. Interrupt Source List (1/2)

Interrupt Default			Interrupt Source	Internal/	Vector	Basic
Туре	Priority ^{Note 1}	Name	Trigger	External	Table Address	Configuration Type ^{Note 2}
Maskable	0	INTLVI	Low-voltage detection ^{Note 3}	Internal	0004H	(A)
	1	INTP0	Pin input edge detection	External	0006H	(B)
	2	INTP1			0008H	
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTP4			000EH	
	6	INTP5			0010H	
	7	INTSRE6	UART6 reception error generation	Internal	0012H	(A)
	8	INTSR6	End of UART6 reception		0014H	
	9	INTST6	End of UART6 transmission	1	0016H	
	10	INTCSI10/ INTST0	End of CSI10 communication/end of UART0 transmission		0018H	
	11	INTTMH1	Match between TMH1 and CRH1 (when compare register is specified)		001AH	
	12	INTTMH0	Match between TMH0 and CRH0 (when compare register is specified)		001CH	
	13	INTTM50	Match between TM50 and CR50 (when compare register is specified)		001EH	
	14	INTTM000	Match between TM00 and CR000 (when compare register is specified), TI010 pin valid edge detection (when capture register is specified)		0020H	
	15	INTTM010	Match between TM00 and CR010 (when compare register is specified), TI000 pin valid edge detection (when capture register is specified)		0022H	
	16	INTAD	End of A/D conversion		0024H	
	17	INTSR0	End of UART0 reception or reception error generation		0026H	
	18	INTWTI	Watch timer reference time interval signal		0028H	
	19	INTTM51	Match between TM51 and CR51 (when compare register is specified)		002AH	

Notes 1. The default priority is the priority applicable when two or more maskable interrupts are generated simultaneously. 0 is the highest priority, and 28 is the lowest.

- 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 19-1.
- 3. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is set to 0.


Table 19-1. Interrupt Source List (2/2)

Interrupt	Default		Interrupt Source	Internal/	Vector	Basic
Туре	Priority ^{Note 1}	Name	Trigger	External	Table Address	Configuration Type ^{Note 2}
Maskable	20	INTKR	Key interrupt detection	External	002CH	(C)
	21	INTWT	Watch timer overflow	Internal	002EH	(A)
	22	INTP6	Pin input edge detection	External	0030H	(B)
	23	INTP7			0032H	
	24	INTDMU	End of multiply/divide operation	Internal	0034H	(A)
	25	INTCSI11Note 3	End of CSI11 communication		0036H	
	26	INTTM001 Note 3	Match between TM01 and CR001 (when compare register is specified), Tl011 pin valid edge detection (when capture register is specified)		0038H	
	27	INTTM011 ^{Note 3}	Match between TM01 and CR011 (when compare register is specified), Tl001 pin valid edge detection (when capture register is specified)		003AH	
	28	INTACSI	End of CSIA0 communication		003CH	
Software	-	BRK	BRK instruction execution	_	003EH	(D)
Reset	_	RESET	Reset input	_	0000H	_
		POC	Power-on-clear ^{Note 4}			
		LVI	Low-voltage detectionNote 5			
		Clock monitor	X1 oscillation stop detection			
		WDT	WDT overflow			


- **Notes 1.** The default priority is the priority applicable when two or more maskable interrupts are generated simultaneously. 0 is the highest priority, and 28 is the lowest.
 - 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 19-1.
 - 3. The interrupt sources INTCSI11, INTTM001, and INTTM011 are available only in the μ PD780146, 780148, and 78F0148.
- ★ 4. When "POC used" is selected by a mask option.
- ★ 5. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is set to 1.

Figure 19-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal maskable interrupt




(B) External maskable interrupt (INTP0 to INTP7)




IF: Interrupt request flagIE: Interrupt enable flagISP: In-service priority flagMK: Interrupt mask flagPR: Priority specification flag

Figure 19-1. Basic Configuration of Interrupt Function (2/2)

(C) External maskable interrupt (INTKR)



(D) Software interrupt



IF: Interrupt request flag
IE: Interrupt enable flag
ISP: In-service priority flag
MK: Interrupt mask flag
PR: Priority specification flag
KRM: Key return mode register

19.3 Registers Controlling Interrupt Functions

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag register (IF0L, IF0H, IF1L, IF1H)
- Interrupt mask flag register (MK0L, MK0H, MK1L, MK1H)
- Priority specification flag register (PR0L, PR0H, PR1L, PR1H)
- External interrupt rising edge enable register (EGP)
- External interrupt falling edge enable register (EGN)
- Program status word (PSW)

Table 19-2 shows a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Table 19-2. Flags Corresponding to Interrupt Request Sources

Interrupt Source Interrupt Re		equest Flag	Interrupt	Mask Flag	Priority Spec	cification Flag
		Register		Register		Register
INTLVI	LVIIF	IF0L	LVIMK	MK0L	LVIPR	PR0L
INTP0	PIF0		РМК0		PPR0	
INTP1	PIF1		PMK1		PPR1	
INTP2	PIF2		PMK2		PPR2	
INTP3	PIF3		РМК3		PPR3	
INTP4	PIF4		PMK4		PPR4	
INTP5	PIF5		PMK5		PPR5	
INTSRE6	SREIF6		SREMK6		SREPR6	
INTSR6	SRIF6	IF0H	SRMK6	MK0H	SRPR6	PR0H
INTST6	STIF6		STMK6		STPR6	
INTCSI10	DUALIF0 ^{Note 1}		DUALMK0 ^{Note 2}		DUALPR0 ^{Note 2}	
INTST0						
INTTMH1	TMIFH1		TMMKH1		TMPRH1	
INTTMH0	TMIFH0		TMMKH0		TMPRH0	
INTTM50	TMIF50		TMMK50		TMPR50	
INTTM000	TMIF000		TMMK000		TMPR000	
INTTM010	TMIF010		TMMK010		TMPR010	
INTAD	ADIF	IF1L	ADMK	MK1L	ADPR	PR1L
INTSR0	SRIF0		SRMK0		SRPR0	
INTWTI	WTIIF		WTIMK		WTIPR	
INTTM51	TMIF51		TMMK51		TMPR51	
INTKR	KRIF		KRMK		KRPR	
INTWT	WTIF		WTMK		WTPR	
INTP6	PIF6		PMK6		PPR6	
INTP7	PIF7		PMK7		PPR7	
INTDMU	DMUIF	IF1H	DMUMK	MK1H	DMUPR	PR1H
INTCSI11 ^{Note 3}	CSIIF11 ^{Note 3}		CSIMK11 ^{Note 3}		CSIPR11 ^{Note 3}	
INTTM001 ^{Note 3}	TMIF001 ^{Note 3}		TMMK001 ^{Note 3}		TMPR001 ^{Note 3}	
INTTM011 ^{Note 3}	TMIF011 ^{Note 3}		TMMK011 ^{Note 3}		TMPR011 ^{Note 3}	
INTACSI	ACSIIF		ACSIMK		ACSIPR	

Notes 1. If either of the two types of interrupt sources is generated, these flags are set (1).

- 2. Both types of interrupt sources are supported.
- **3.** μ PD780146, 780148, and 78F0148 only.

(1) Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon RESET input.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

IF0L, IF0H, IF1L, and IF1H are set by a 1-bit or 8-bit memory manipulation instruction. When IF0L and IF0H, and IF1L and IF1H are combined to form 16-bit registers IF0 and IF1, they are set by a 16-bit memory manipulation instruction.

RESET input clears these registers to 00H.

Figure 19-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H)

Address: FFE0H After reset: 00H R/W										
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
IF0L	SREIF6	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF		
Address: FF	E1H After re	eset: 00H F	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
IF0H	TMIF010	TMIF000	TMIF50	TMIFH0	TMIFH1	DUALIF0	STIF6	SRIF6		
Address: FF	E2H After re	eset: 00H I	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
IF1L	PIF7	PIF6	WTIF	KRIF	TMIF51	WTIIF	SRIF0	ADIF		
Address: FF	E3H After re	eset: 00H F	R/W							
Symbol	7	6	5	<4>	<3>	<2>	<1>	<0>		
IF1H	O ^{Note 1}	O ^{Note 1}	O ^{Note 1}	ACSIIF	TMIF011 ^{Note 2}	TMIF001 ^{Note 2}	CSIIF11 ^{Note 2}	DMUIF		
	XXIFX			Inte	errupt request	flag				
	0	No interrupt	request signa	l is generated	1					
	1	Interrupt req	uest is genera	ated, interrupt	request status	s				

- **Notes 1.** Be sure to clear bits 5 to 7 of IF1H to 0.
 - **2.** μ PD780146, 780148, and 78F0148 only. Be sure to clear these bits to 0 in the μ PD780143 and 780144.
- Cautions 1. When operating a timer, serial interface, or A/D converter after standby release, operate it once after clearing the interrupt request flag. An interrupt request flag may be set by noise.
 - If an interrupt request corresponding to a flag of the interrupt request flag register is generated while the interrupt request flag register is being manipulated (including by 1-bit memory manipulation), the flag corresponding to the interrupt request may not be set to 1.


(2) Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt servicing.

MK0L, MK0H, MK1L, and MK1H are set by a 1-bit or 8-bit memory manipulation instruction. When MK0L and MK0H, and MK1L and MK1H are combined to form 16-bit registers MK0 and MK1, they are set by a 16-bit memory manipulation instruction.

RESET input sets MK0L, MK0H, and MK1L to FFH and MK1H to DFH.

Figure 19-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H)




- **Notes 1.** Be sure to set bits 6 and 7 of MK1H to 1 and clear bit 5 to 0.
 - **2.** μ PD780146, 780148, and 78F0148 only. Be sure to set these bits to 1 in the μ PD780143 and 780144.

(3) Priority specification flag registers (PR0L, PR0H, PR1L, PR1H)

The priority specification flag registers are used to set the corresponding maskable interrupt priority order. PR0L, PR0H, PR1L, and PR1H are set by a 1-bit or 8-bit memory manipulation instruction. If PR0L and PR0H, and PR1L and PR1H are combined to form 16-bit registers PR0 and PR1, they are set by a 16-bit memory manipulation instruction.

RESET input sets these registers to FFH.

Figure 19-4. Format of Priority Specification Flag Registers (PR0L, PR0H, PR1L, PR1H)



- **Notes 1.** Be sure to set bits 5 to 7 of PR1H to 1.
 - **2.** μ PD780146, 780148, and 78F0148 only. Be sure to set these bits to 1 in the μ PD780143 and 780144.

(4) External interrupt rising edge enable register (EGP), external interrupt falling edge enable register (EGN)

These registers specify the valid edge for INTP0 to INTP7.

EGP and EGN are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears these registers to 00H.

Figure 19-5. Format of External Interrupt Rising Edge Enable Register (EGP) and External Interrupt Falling Edge Enable Register (EGN)

Address: FF48H After reset: 00H Symbol 5 3 2 7 6 1 0 EGP EGP7 EPG6 EGP5 EGP4 EGP3 EGP2 EGP1 EGP0 Address: FF49H After reset: 00H 7 Symbol 6 5 3 2 0 1 **EGN** EGN7 EGN6 EGN5 EGN4 EGN3 EGN2 EGN1 EGN0

EGPn	EGNn	INTPn pin valid edge selection (n = 0 to 7)
0	0	Edge detection disabled
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

Table 19-3 shows the ports corresponding to EGPn and EGNn.

Table 19-3. Ports Corresponding to EGPn and EGNn

Detection En	able Register	Edge Detection Port Interrupt Request Sign	
EGP0	EGN0	P120	INTP0
EGP1	EGN1	P30	INTP1
EGP2	EGN2	P31	INTP2
EGP3	EGN3	P32	INTP3
EGP4	EGN4	P33	INTP4
EGP5	EGN5	P16	INTP5
EGP6	EGN6	P140	INTP6
EGP7	EGN7	P141	INTP7

★ Caution Select the port mode by clearing EGPn and EGNn to 0 because an edge may be detected when the external interrupt function is switched to the port function.

Remark n = 0 to 7

(5) Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP flag that controls multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. If a maskable interrupt request is acknowledged, the contents of the priority specification flag of the acknowledged interrupt are transferred to the ISP flag. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.

RESET input sets PSW to 02H.




Figure 19-6. Format of Program Status Word

19.4 Interrupt Servicing Operations

19.4.1 Maskable interrupt request acknowledgement

A maskable interrupt request becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request (when the ISP flag is reset to 0).

The times from generation of a maskable interrupt request until interrupt servicing is performed are listed in Table 19-4 below.

For the interrupt request acknowledgment timing, see Figures 19-8 and 19-9.

Table 19-4. Time from Generation of Maskable Interrupt Request Until Servicing

	Minimum Time	Maximum Time ^{Note}
When ××PR = 0	7 clocks	32 clocks
When ××PR = 1	8 clocks	33 clocks

Note If an interrupt request is generated just before a divide instruction, the wait time becomes longer.

Remark 1 clock: 1/fcpu (fcpu: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupt requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 19-7 shows the interrupt request acknowledgment algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP flag. The vector table data determined for each interrupt request is loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.




Figure 19-7. Interrupt Request Acknowledgment Processing Algorithm

xxIF: Interrupt request flag
xxMK: Interrupt mask flag
xxPR: Priority specification flag

IE: Flag that controls acknowledgment of maskable interrupt request (1 = Enable, 0 = Disable)


ISP: Flag that indicates the priority level of the interrupt currently being serviced (0 = high-priority interrupt servicing, 1 = No interrupt request acknowledged, or low-priority interrupt servicing)

Figure 19-8. Interrupt Request Acknowledgment Timing (Minimum Time)

Remark 1 clock: 1/fcpu (fcpu: CPU clock)

Figure 19-9. Interrupt Request Acknowledgment Timing (Maximum Time)

7 clocks



Remark 1 clock: 1/fcpu (fcpu: CPU clock)

19.4.2 Software interrupt request acknowledgment

A software interrupt request is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (003EH, 003FH) are loaded into the PC and branched.

Restoring from a software interrupt is possible by using the RETB instruction.

Caution Do not use the RETI instruction for restoring from the software interrupt.

19.4.3 Multiple interrupt servicing

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt. Multiple interrupt servicing does not occur unless the interrupt request acknowledgment enabled state is selected (IE = 1). Also, when an interrupt request is acknowledged, interrupt request acknowledgment becomes disabled (IE = 0). Therefore, to enable multiple interrupt servicing, it is necessary to set (1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledgment.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of one main processing instruction execution.

Table 19-5 shows relationship between interrupt requests enabled for multiple interrupt servicing and Figure 19-10 shows multiple interrupt servicing examples.

★ Table 19-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing

Multiple Interru		Software				
	PR	= 0	PR	Interrupt		
Interrupt Being Serviced		IE = 1	IE = 0	IE = 1	IE = 0	Request
Maskable interrupt	ISP = 0	0	×	×	×	0
	ISP = 1	0	×	0	×	0
Software interrupt		0	×	0	×	0

Remarks 1. O: Multiple interrupt servicing enabled


- 2. x: Multiple interrupt servicing disabled
- 3. ISP and IE are flags contained in the PSW.
 - ISP = 0: An interrupt with higher priority is being serviced.
 - ISP = 1: No interrupt request has been acknowledged, or an interrupt with a lower priority is being serviced.
 - IE = 0: Interrupt request acknowledgment is disabled.
 - IE = 1: Interrupt request acknowledgment is enabled.
- 4. PR is a flag contained in PR0L, PR0H, PR1L, and PR1H.

PR = 0: Higher priority level

PR = 1: Lower priority level


Figure 19-10. Examples of Multiple Interrupt Servicing (1/2)

Example 1. Multiple interrupt servicing occurs twice



During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the EI instruction must always be issued to enable interrupt request acknowledgment.

Example 2. Multiple interrupt servicing does not occur due to priority control



Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.


PR = 0: Higher priority level

PR = 1: Lower priority level

IE = 0: Interrupt request acknowledgment disabled

Figure 19-10. Examples of Multiple Interrupt Servicing (2/2)

Example 3. Multiple interrupt servicing does not occur because interrupts are not enabled



Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 0: Higher priority level

IE = 0: Interrupt request acknowledgment disabled

19.4.4 Interrupt request hold


There are instructions where, even if an interrupt request is issued for them while another instruction is being executed, request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- MOV PSW, #byte
- MOV A, PSW
- MOV PSW, A
- MOV1 PSW.bit, CY
- MOV1 CY, PSW.bit
- AND1 CY, PSW.bit
- OR1 CY, PSW.bit
- XOR1 CY, PSW.bit
- SET1 PSW.bit
- CLR1 PSW.bit
- RETB
- RETI
- PUSH PSW
- POP PSW
- BT PSW.bit, \$addr16
- · BF PSW.bit, \$addr16
- BTCLR PSW.bit, \$addr16
- F
- DI
- Manipulation instructions for the IF0L, IF0H, IF1L, IF1H, MK0L, MK0H, MK1L, MK1H, PR0L, PR0H, PR1L, and PR1H registers

Caution The BRK instruction is not one of the above-listed interrupt request hold instructions. However, the software interrupt activated by executing the BRK instruction causes the IE flag to be cleared to 0. Therefore, even if a maskable interrupt request is generated during execution of the BRK instruction, the interrupt request is not acknowledged.

Figure 19-11 shows the timing at which interrupt requests are held pending.

Figure 19-11. Interrupt Request Hold



Remarks 1. Instruction N: Interrupt request hold instruction

- 2. Instruction M: Instruction other than interrupt request hold instruction
- **3.** The ××PR (priority level) values do not affect the operation of ××IF (interrupt request).

CHAPTER 20 KEY INTERRUPT FUNCTION

20.1 Functions of Key Interrupt

A key interrupt (INTKR) can be generated by setting the key return mode register (KRM) and inputting a falling edge to the key interrupt input pins (KR0 to KR7).

Table 20-1. Assignment of Key Interrupt Detection Pins

Flag	Description
KRM0	Controls KR0 signal in 1-bit units.
KRM1	Controls KR1 signal in 1-bit units.
KRM2	Controls KR2 signal in 1-bit units.
KRM3	Controls KR3 signal in 1-bit units.
KRM4	Controls KR4 signal in 1-bit units.
KRM5	Controls KR5 signal in 1-bit units.
KRM6	Controls KR6 signal in 1-bit units.
KRM7	Controls KR7 signal in 1-bit units.


20.2 Configuration of Key Interrupt

The key interrupt consists of the following hardware.

Table 20-2. Configuration of Key Interrupt

Item	Configuration
Control register	Key return mode register (KRM)

Figure 20-1. Block Diagram of Key Interrupt



20.3 Register Controlling Key Interrupt

(1) Key return mode register (KRM)


This register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals, respectively.

This register is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

1

Figure 20-2. Format of Key Return Mode Register (KRM)



- Cautions 1. If any of the KRM0 to KRM7 bits used is set to 1, set bits 0 to 7 (PU70 to PU77) of the corresponding pull-up resistor register 7 (PU7) to 1.
 - 2. If KRM is changed, the interrupt request flag may be set. Therefore, disable interrupts and then change the KRM register. Clear the interrupt request flag and enable interrupts.
 - 3. The bits not used in the key interrupt mode can be used as normal ports.

Detects key interrupt signal

CHAPTER 21 STANDBY FUNCTION

21.1 Standby Function and Configuration

21.1.1 Standby function

Table 21-1. Relationship Between Operation Clocks in Each Operation Status

Status	X1 Oscillator Ring-OSC Oscillato		Ring-OSC Oscillator			Subsystem Clock	CPU Clock After	Prescale Supplied to	er Clock Peripherals
Operation	MSTOP = 0		Note 1	Note 1 Note 2		Oscillator	Release	MCM0 = 0	MCM0 = 1
Mode	MCC = 0	MCC = 1		RSTOP = 0	RSTOP = 1				
Reset	Stopped		Stopped			Oscillating	Ring-OSC	Stopped	
STOP			Oscillating	Oscillating	Stopped		Note 3	Stopped	
HALT	Oscillating	Stopped					Note 4	Ring-OSC	X1

Notes 1. When "Cannot be stopped" is selected for Ring-OSC by a mask option.

- 2. When "Can be stopped by software" is selected for Ring-OSC by a mask option.
- 3. Operates using the CPU clock at STOP instruction execution.
- **4.** Operates using the CPU clock at HALT instruction execution.

Caution The RSTOP setting is valid only when "Can be stopped by software" is set for Ring-OSC by a mask option.

Remark MSTOP: Bit 7 of the main OSC control register (MOC)

MCC: Bit 7 of the processor clock control register (PCC)

RSTOP: Bit 0 of the Ring-OSC mode register (RCM) MCM0: Bit 0 of the main clock mode register (MCM)

The standby function is designed to reduce the operating current of the system. The following two modes are available.

(1) HALT mode

* HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the X1 oscillator, Ring-OSC oscillator, or subsystem clock oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the X1 oscillator stops, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Cautions 1. STOP mode can be used only when CPU is operating on the X1 input clock or Ring-OSC clock. HALT mode can be used when CPU is operating on the X1 input clock, Ring-OSC clock, or subsystem clock. However, when the STOP instruction is executed during Ring-OSC clock operation, the X1 oscillator stops, but Ring-OSC oscillator does not stop.
 - 2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation before executing STOP instruction.
 - 3. The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the HALT or STOP instruction.
 - 4. If the Ring-OSC oscillator is operating before the STOP mode is set, oscillation of the Ring-OSC clock cannot be stopped in the STOP mode. However, when the Ring-OSC clock is used as the CPU clock, the CPU operation is stopped for 17/fr (s) after STOP mode is released.

*

21.1.2 Registers controlling standby function

The standby function is controlled by the following two registers.

- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)
- * Remark For the registers that start, stop, or select the clock, see CHAPTER 6 CLOCK GENERATOR.
 - (1) Oscillation stabilization time counter status register (OSTC)

This is the status register of the X1 input clock oscillation stabilization time counter. If the Ring-OSC clock is used as the CPU clock, the X1 input clock oscillation stabilization time can be checked.

OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.

* Reset release (reset by RESET input, POC, LVI, clock monitor, and WDT), the STOP instruction, MSTOP (bit 7 of MOC register) = 1, and MCC (bit 7 of PCC register) = 1 clear OSTC to 00H.

Figure 21-1. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Address: FFA	A3H After r	eset: 00H	R					
Symbol	7	6	5	4	3	2	1	0
OSTC	0	0	0	MOST11	MOST13	MOST14	MOST15	MOST16


MOST11	MOST13	MOST14	MOST15	MOST16	Oscillation stabilization time status
1	0	0	0	0	2 ¹¹ /fx min. (204.8 μs min.)
1	1	0	0	0	2 ¹³ /fx min. (819.2 μs min.)
1	1	1	0	0	2 ¹⁴ /fx min. (1.64 ms min.)
1	1	1	1	0	2 ¹⁵ /fx min. (3.27 ms min.)
1	1	1	1	1	2 ¹⁶ /fx min. (6.55 ms min.)

Cautions 1. After the above time has elapsed, the bits are set to 1 in order from MOST11 and remain 1.

- 2. If the STOP mode is entered and then released while the Ring-OSC clock is being used as the CPU clock, set the oscillation stabilization time as follows.
 - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

The X1 oscillation stabilization time counter counts only during the oscillation stabilization time set by OSTS. Therefore, note that only the statuses during the oscillation stabilization time set by OSTS are set to OSTC after STOP mode has been released.

 The wait time when STOP mode is released does not include the time after STOP mode release until clock oscillation starts ("a" below) regardless of whether STOP mode is released by RESET input or interrupt generation.



Remarks 1. Values in parentheses are reference value for operation with fx = 10 MHz.

2. fx: X1 input clock oscillation frequency

(2) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 oscillation stabilization wait time when STOP mode is released. The wait time set by OSTS is valid only after STOP mode is released when the X1 input clock is selected as the CPU clock. After STOP mode is released when the Ring-OSC clock is selected, check the oscillation stabilization time using OSTC.

OSTS can be set by an 8-bit memory manipulation instruction.

RESET input sets OSTS to 05H.

Figure 21-2. Format of Oscillation Stabilization Time Select Register (OSTS)


Address: FFA	A4H After re	eset: 05H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0

OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection
0	0	1	2 ¹¹ /fx (204.8 μs)
0	1	0	2 ¹³ /fx (819.2 μs)
0	1	1	2 ¹⁴ /f _X (1.64 ms)
1	0 0		2 ¹⁵ /f _X (3.27 ms)
1	0	1	2 ¹⁶ /f _X (6.55 ms)
Other than above		ve	Setting prohibited

- Cautions 1. If the STOP mode is entered and then released while the Ring-OSC clock is being used as the CPU clock, set the oscillation stabilization time as follows.
 - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

The X1 oscillation stabilization time counter counts only during the oscillation stabilization time set by OSTS. Therefore, note that only the statuses during the oscillation stabilization time set by OSTS are set to OSTC after STOP mode has been released.

2. The wait time when STOP mode is released does not include the time after STOP mode release until clock oscillation starts ("a" below) regardless of whether STOP mode is released by RESET input or interrupt generation.



Remarks 1. Values in parentheses are reference value for operation with fx = 10 MHz.

2. fx: X1 input clock oscillation frequency

21.2 Standby Function Operation

21.2.1 HALT mode

(1) HALT mode

The HALT mode is set by executing the HALT instruction. HALT mode can be set regardless of whether the CPU clock before the setting was the X1 input clock, Ring-OSC clock, or subsystem clock.

The operating statuses in the HALT mode are shown below.

Table 21-2. Operating Statuses in HALT Mode (1/2)

HALT Mode Setting		When HAL	T Instruction Is Operating on 3				When HALT Instruction Is Executed While CPU Is Operating on Ring-OSC Clock		
		When Ring-OSC Oscillation Continues When Ring-OSC Oscillation Stopped Note 1			When X1 Input Clock Oscillation Continues When X1 Input Clock Oscillation				
Item		When Subsystem Clock Used	When Subsystem Clock Not Used	When Subsystem Clock Used	When Subsystem Clock Not Used	When Subsystem Clock Used	When Subsystem Clock Not Used	When Subsystem Clock Used	When Subsystem Clock Not Used
System cloc	·k	Clock supply	to the CPU is s	stonned					
CPU		Operation sto		лоррош.					
Port (latch)		-	HALT mode w	as set is retair	ned				
16-bit timer/	event counter 00	Operable				Operation not	t guaranteed		
16-bit timer/	event counter 01Note 2	Operable				Operation not	t guaranteed		
8-bit timer/e	vent counter 50	Operable				Operation not TI50 is select		hen count cloc	k other than
8-bit timer/e	vent counter 51	Operable				Operation not guaranteed when count clock other that TI51 is selected			k other than
8-bit timer H	0	Operable				Operation not guaranteed when count clock other the TM50 output is selected during 8-bit timer/event counts of the selected du			
8-bit timer H	11	Operable				Operation not guaranteed when count clock other than $f_{\text{R}}/2^7$ is selected			
Watch timer		Operable	Operable ^{Note 3}	Operable	Operable ^{Note 3}	Operable ^{Note 4}	Operation not guaranteed	Operable ^{Note 4}	Operation not guaranteed
Watchdog timer	Ring-OSC cannot be stopped ^{Note 5}	Operable			_	Operable			
	Ring-OSC can be stopped ^{Note 5}	Operation sto	pped						
A/D converte	er	Operable				Operation not	t guaranteed		
Serial	UART0	Operable				Operation not guaranteed when serial clock other than			
interface	UART6	Operable				TM50 output is selected during TM50 operation			
	CSI10	Operable					t guaranteed w 10 is selected	hen serial cloc	k other than
CSI11Note 2 Operable		Operable	е			Operation not guaranteed when serial clock other than external SCK11 is selected			k other than
	CSIA0 Operable			Operation not guaranteed					
Clock monito	Clock monitor Operable Operation stopped		pped	Operable Operation stopped			pped		
Multiplier/div		Operable				Operation not guaranteed			
Power-on-cl	ear functionNote 6	Operable							
Low-voltage	detection function	Operable							
External inte	errupt	Operable							

Notes 1. When "Stopped by software" is selected for Ring-OSC by a mask option and Ring-OSC is stopped by software (for mask options, see **CHAPTER 27 MASK OPTIONS**).

- **2.** μ PD780146, 780148, and 78F0148 only.
- 3. Operable when the X1 input clock is selected.
- **4.** Operation not guaranteed when other than subsystem clock is selected.
- 5. "Ring-OSC cannot be stopped" or "Ring-OSC can be stopped by software" can be selected by a mask option.
- **6.** When "POC used" is selected by a mask option.

Table 21-2. Operating Statuses in HALT Mode (2/2)

HALT Mode Setting		When HALT Instruction Is Executed While CPU Is Operating on Subsystem Clock					
		When X1 Input Clock	Oscillation Continues	When X1 Input Clock	k Oscillation Stopped		
Item		When Ring-OSC Oscillation Continues	When Ring-OSC Oscillation Stopped ^{Note 1}	When Ring-OSC Oscillation Continues	When Ring-OSC Oscillation Stopped ^{Note 1}		
System cloc	k	Clock supply to the CPU is	stopped.				
CPU		Operation stopped					
Port (latch)		Status before HALT mode v	vas set is retained				
16-bit timer/	event counter 00	Operable		Operation stopped			
16-bit timer/	event counter 01Note 2	Operable		Operation stopped			
8-bit timer/e	vent counter 50	Operable		Operable only when TI50 is	selected as the count clock		
8-bit timer/e	vent counter 51	Operable		Operable only when TI51 is	selected as the count clock		
8-bit timer H0		Operable		Operable only when TM50 output is selected as the count clock during 8-bit timer/event counter 50 operation			
8-bit timer H1		Operable	Operable only when the X1 input clock is selected as the count clock	Operable only when fs/2 ⁷ is selected as the count clock	Operation stopped		
Watch timer		Operable		Operable only when subsystem clock is selected			
Watchdog timer	Ring-OSC cannot be stopped ^{Note 3}	Operable	-	Operable	-		
	Ring-OSC can be stopped ^{Note 3}	Operation stopped					
A/D converte	er	Operable		Not operable			
Serial	UART0	Operable		Operable only when TM50 output is selected as the			
interface	UART6	Operable		serial clock during TM50 operation			
CSI10		Operable		Operable only when external clock is selected as the serial clock			
CSI11Note 2		Operable		Operable only when external clock is selected as the serial clock			
CSIA0		Operable		Operation stopped			
Clock monitor		Operable	Operation stopped	-			
Multiplier/div	rider	Operable		Operation stopped			
Power-on-cl	ear functionNote 4	Operable					
Low-voltage	detection function	Operable					
External inte	errupt	Operable					

- **Notes 1.** When "Stopped by software" is selected for Ring-OSC by a mask option and Ring-OSC is stopped by software (for mask options, see **CHAPTER 27 MASK OPTIONS**).
 - **2.** μ PD780146, 780148, and 78F0148 only.
 - **3.** "Ring-OSC cannot be stopped" or "Ring-OSC can be stopped by software" can be selected by a mask option.
 - **4.** When "POC used" is selected by a mask option.


(2) HALT mode release

The HALT mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgement is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgement is disabled, the next address instruction is executed.

Figure 21-3. HALT Mode Release by Interrupt Request Generation



Remarks 1. The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.

- 2. The wait time is as follows:
 - · When vectored interrupt servicing is carried out: 8 or 9 clocks
 - When vectored interrupt servicing is not carried out: 2 or 3 clocks


454

(b) Release by RESET input


When the $\overline{\text{RESET}}$ signal is input, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 21-4. HALT Mode Release by RESET Input (1/2)

(1) When X1 input clock is used as CPU clock



(2) When Ring-OSC clock is used as CPU clock




Remarks 1. fxp: X1 input clock oscillation frequency

2. fr.: Ring-OSC clock oscillation frequency

455

Figure 21-4. HALT Mode Release by RESET Input (2/2)

(3) When subsystem clock is used as CPU clock



Remark fr.: Ring-OSC clock oscillation frequency

Table 21-3. Operation in Response to Interrupt Request in HALT Mode

Release Source	MK××	PR××	ΙE	ISP	Operation
Maskable interrupt request	0	0	0	×	Next address instruction execution
	0	0	1	×	Interrupt servicing execution
	0	1	0	1	Next address
	0	1	×	0	instruction execution
	0	1	1	1	Interrupt servicing execution
	1	×	×	×	HALT mode held
RESET input	_	-	×	×	Reset processing

×: don't care

21.2.2 STOP mode

(1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction, and it can be set when the CPU clock before the setting was the X1 input clock or Ring-OSC clock.

Caution Because the interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed.

The operating statuses in the STOP mode are shown below.

Table 21-4. Operating Statuses in STOP Mode

	STOP Mode Settir	g When STOP Instru	iction Is Executed Wi	hile CPU Is Operating	g on X1 Input Clock	When STOP Instruction Is Executed			
		_	When Ring-OSC Oscillation Continues		When Ring-OSC Oscillation Stopped ^{Note 1}		While CPU Is Operating on Ring- OSC Clock		
Item		When Subsystem Clock Used	When Subsystem Clock Not Used	When Subsystem Clock Used	When Subsystem Clock Not Used	When Subsystem Clock Used	When Subsystem Clock Not Used		
System cloc	k	Only X1 oscillator	oscillation is stoppe	ed. Clock supply to	the CPU is stopped	l.			
CPU		Operation stoppe	t						
Port (latch)		Status before ST0	OP mode was set is	retained					
16-bit timer/	event counter 00	Operation stoppe	t						
16-bit timer/	event counter 01 [№]	Operation stoppe	d						
8-bit timer/ev	ent counter 50	Operable only wh	en TI50 is selected	as the count clock					
8-bit timer/ev	ent counter 51	Operable only wh	en TI51 is selected	as the count clock					
8-bit timer H	0	Operable only wh	Operable only when TM50 output is selected as the count clock during 8-bit timer/event counter 50 operation						
8-bit timer H	1	Operable ^{Note 3}		Operation stopped	t	Operable ^{Note 3}			
Watch timer		Operable ^{Note 4}	Operation stopped	Operable ^{Note 4}	Operation stopped	Operable ^{Note 4}	Operation stopped		
Watchdog timer	Ring-OSC cannot be stopped ^{Note 5}	Operable		-	_	Operable			
	Ring-OSC can be stopped Note 5	Operation stoppe	Operation stopped						
A/D converte	er	Operation stopped							
Serial interfa	ce UART0	Operable only wh	Operable only when TM50 output is selected as the serial clock during TM50 operation						
	UART6								
	CSI10	Operable only when external SCK10 is selected as the serial clock							
	CSI11Note 2	Operable only wh	Operable only when external SCK11 is selected as the serial clock						
	CSIA0	Operation stoppe	Operation stopped						
Clock monito	or	Operation stoppe	Operation stopped						
Multiplier/div	ider	Operation stopped							
Power-on-cl	ear functionNote 6	Operable	Operable						
Low-voltage	detection function	Operable	Operable						
External inte	rrupt	Operable							

Notes 1. When "Stopped by software" is selected for Ring-OSC by a mask option and Ring-OSC is stopped by software (for mask options, see **CHAPTER 27 MASK OPTIONS**).


- **2.** μ PD780146, 780148, and 78F0148 only.
- **3.** Operable only when $f_R/2^7$ is selected as the count clock.
- 4. Operable when the subsystem clock is selected.
- 5. "Ring-OSC cannot be stopped" or "Ring-OSC can be stopped by software" can be selected by a mask option.
- **6.** When "POC used" is selected by a mask option.

*

4

(2) STOP mode release

Figure 21-5. Operation Timing When STOP Mode Is Released




The STOP mode can be released by the following two sources.

(a) Release by unmasked interrupt request


When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 21-6. STOP Mode Release by Interrupt Request Generation

(1) When X1 input clock is used as CPU clock



(2) When Ring-OSC clock is used as CPU clock




- **Remarks 1.** The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.
 - 2. fr: Ring-OSC clock oscillation frequency

(b) Release by RESET input


When the $\overline{\text{RESET}}$ signal is input, STOP mode is released and a reset operation is performed after the oscillation stabilization time has elapsed.

Figure 21-7. STOP Mode Release by RESET Input

(1) When X1 input clock is used as CPU clock



(2) When Ring-OSC clock is used as CPU clock



Remarks 1. fxp: X1 input clock oscillation frequency

2. fr.: Ring-OSC clock oscillation frequency

Table 21-5. Operation in Response to Interrupt Request in STOP Mode

Release Source	MK××	$PR \times \times$	IE	ISP	Operation
Maskable interrupt request	0	0	0	×	Next address instruction execution
	0	0	1	×	Interrupt servicing execution
	0	1	0	1	Next address
	0	1	×	0	instruction execution
	0	1	1	1	Interrupt servicing execution
	1	×	×	×	STOP mode held
RESET input	_	_	×	×	Reset processing

×: don't care

CHAPTER 22 RESET FUNCTION

The following five operations are available to generate a reset signal.

- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer program loop detection
- (3) Internal reset by clock monitor X1 clock oscillation stop detection
- (4) Internal reset by comparison of supply voltage and detection voltage of power-on-clear (POC) circuit
- (5) Internal reset by comparison of supply voltage and detection voltage of low-power-supply detector (LVI)


External and internal resets have no functional differences. In both cases, program execution starts at the address at 0000H and 0001H when the reset signal is input.

A reset is applied when a low level is input to the RESET pin, the watchdog timer overflows, X1 clock oscillation stop is detected by the clock monitor, or by POC and LVI circuit voltage detection, and each item of hardware is set to the status shown in Table 22-1. Each pin is high impedance during reset input or during the oscillation stabilization time just after reset release, except for P130, which is low-level output.

When a high level is input to the RESET pin, the reset is released and program execution starts using the Ring-OSC clock after the CPU clock operation has stopped for 17/fR (s). A reset generated by the watchdog timer and clock monitor sources is automatically released after the reset, and program execution starts using the Ring-OSC clock after the CPU clock operation has stopped for 17/fR (s) (see Figures 22-2 to 22-4). Reset by POC and LVI circuit power supply detection is automatically released when VDD > VPOC or VDD > VLVI after the reset, and program execution starts using the Ring-OSC clock after the CPU clock operation has stopped for 17/fR (s) (see CHAPTER 24 POWER-ON-CLEAR CIRCUIT and CHAPTER 25 LOW-VOLTAGE DETECTOR).

- Cautions 1. For an external reset, input a low level for 10 μ s or more to the RESET pin.
 - 2. During reset input, the X1 input clock and Ring-OSC clock stop oscillating.
 - When the STOP mode is released by a reset, the STOP mode contents are held during reset input. However, the port pins become high-impedance, except for P130, which is set to lowlevel output.

User's Manual U15947EJ2V0UD





★Figure 22-1. Block Diagram of Reset Function

Caution An LVI circuit internal reset does not reset the LVI circuit.

Remarks 1. LVIM: Low-voltage detection register


2. LVIS: Low-voltage detection level selection register






Note The port pins become high impedance, except for P130, which is set to low-level output.

Figure 22-3. Timing of Reset Due to Watchdog Timer Overflow



Note The port pins become high impedance, except for P130, which is set to low-level output.

Caution A watchdog timer internal reset resets the watchdog timer.



Note The port pins become high impedance, except for P130, which is set to low-level output.

Remark For the reset timing of the power-on-clear circuit and low-voltage detector, see CHAPTER 24 POWER-ON-CLEAR CIRCUIT and CHAPTER 25 LOW-VOLTAGE DETECTOR.

Table 22-1. Hardware Statuses After Reset Acknowledgment (1/3)

	Hardware	Status After Reset Acknowledgment ^{Note 1}			
Program counter (PC)	The contents of the reset vector table (0000H, 0001H) are set.				
Stack pointer (SP)		Undefined			
Program status word (PSW)	02H			
RAM	Data memory	Undefined ^{Note 2}			
	General-purpose registers	Undefined ^{Note 2}			
Port registers (P0 to P	7, P12 to P14) (output latches)	00H (undefined only for P2)			
Port mode registers (F	M0, PM1, PM3 to PM7, PM12, PM14)	FFH			
Pull-up resistor option	registers (PU0, PU1, PU3 to PU7, PU12, PU14)	00H			
Input switch control re	gister (ISC)	00H			
Internal memory size s	switching register (IMS)	CFH			
Internal expansion RA	M size switching register (IXS)	0CH			
Memory expansion mo	ode register (MEM)	00H			
Memory expansion wa	ait setting register (MM)	10H			
Processor clock contro	ol register (PCC)	00H			
Ring-OSC mode regis	00H				
Main clock mode regis	ter (MCM)	00H			
Main OSC control regi	00H				
Oscillation stabilization	Oscillation stabilization time select register (OSTS)				
Oscillation stabilization	n time counter status register (OSTC)	00H			
16-bit timer/event	Timer counters 00, 01 (TM00, TM01)	0000H			
counters 00, 01 ^{Note 3}	Capture/compare registers 000, 010, 001, 011 (CR000, CR010, CR001, CR011)	0000H			
	Mode control registers 00, 01 (TMC00, TMC01)	00H			
	Prescaler mode registers 00, 01 (PRM00, PRM01)	00H			
	Capture/compare control registers 00, 01 (CRC00, CRC01)	00H			
	Timer output control registers 00, 01 (TOC00, TOC01)	00H			
8-bit timer/event	Timer counters 50, 51 (TM50, TM51)	00H			
counters 50, 51	Compare registers 50, 51 (CR50, CR51)	00H			
	Timer clock selection registers 50, 51 (TCL50, TCL51)	00H			
	Mode control registers 50, 51 (TMC50, TMC51)	00H			
8-bit timers H0, H1	Compare registers 00, 10, 01, 11 (CMP00, CMP10, CMP01, CMP11)	00H			
	Mode registers (TMHMD0, TMHMD1)	00H			
	Carrier control register 1 (TMCYC1) ^{Note 4}	00H			
Watch timer	Operation mode register (WTM)	00H			
Clock output/buzzer output controller	Clock output selection register (CKS)	00H			

- **Notes 1.** During reset input or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.
 - 2. When a reset is executed in the standby mode, the pre-reset status is held even after reset.
 - **3.** 16-bit timer/event counter 01 is available only for the μ PD780146, 780148, and 78F0148.
 - 4. 8-bit timer H1 only.

Table 22-1. Hardware Statuses After Reset Acknowledgment (2/3)

	Hardware	Status After Reset Acknowledgment
Watchdog timer	Mode register (WDTM)	67H
	Enable register (WDTE)	9AH
A/D converter	Conversion result register (ADCR)	Undefined
	Mode register (ADM)	00H
	Analog input channel specification register (ADS)	00H
	Power-fail comparison mode register (PFM)	00H
	Power-fail comparison threshold register (PFT)	00H
Serial interface UART0	Receive buffer register 0 (RXB0)	FFH
	Transmit shift register 0 (TXS0)	FFH
	Asynchronous serial interface operation mode register 0 (ASIM0)	01H
	Baud rate generator control register 0 (BRGC0)	1FH
Serial interface UART6	Receive buffer register 6 (RXB6)	FFH
	Transmit buffer register 6 (TXB6)	FFH
	Asynchronous serial interface operation mode register 6 (ASIM6)	01H
	Asynchronous serial interface reception error status register 6 (ASIS6)	00H
	Asynchronous serial interface transmission status register 6 (ASIF6)	00H
	Clock selection register 6 (CKSR6)	00H
	Baud rate generator control register 6 (BRGC6)	FFH
	Asynchronous serial interface control register 6 (ASICL6)	16H
Serial interfaces CSI10,	Transmit buffer registers 10, 11 (SOTB10, SOTB11)	Undefined
CSI11 ^{Note}	Serial I/O shift registers 10, 11 (SIO10, SIO11)	Undefined
	Serial operation mode registers 10, 11 (CSIM10, CSIM11)	00H
	Serial clock selection registers 10, 11 (CSIC10, CSIC11)	00H
Serial interface CSIA0	Shift register 0 (SIOA0)	00H
	Operation mode specification register 0 (CSIMA0)	00H
	Status register 0 (CSIS0)	00H
	Trigger register 0 (CSIT0)	00H
	Divisor selection register 0 (BRGCA0)	03H
	Automatic data transfer address point specification register 0 (ADTP0)	00H
	Automatic data transfer interval specification register 0 (ADTI0)	00H
	Automatic data transfer address count register 0 (ADTC0)	00H
Multiplier/divider	Remainder data register 0 (SDR0)	0000H
	Multiplication/division data register A0 (MDA0H, MDA0L)	0000H
	Multiplication/division data register B0 (MDB0)	0000H
	Multiplier/divider control register 0 (DMUC0)	00H
Key interrupt	Key return mode register (KRM)	00H
Clock monitor	Mode register (CLM)	00H

Note Serial interface CSI11 is available only for the μ PD780146, 780148, and 78F0148.

Table 22-1. Hardware Statuses After Reset Acknowledgment (3/3)

	Hardware						
Reset function	Reset control flag register (RESF)	00H ^{Note}					
Low-voltage detector	Low-voltage detection register (LVIM)	00H ^{Note}					
	Low-voltage detection level selection register (LVIS)	00H ^{Note}					
Interrupt	Request flag registers 0L, 0H, 1L, 1H (IF0L, IF0H, IF1L, IF1H)	00H					
	Mask flag registers 0L, 0H, 1L (MK0L, MK0H, MK1L)	FFH					
	Mask flag register 1H (MK1H)	DFH					
	Priority specification flag registers 0L, 0H, 1L, 1H (PR0L, PR0H, PR1L, PR1H)	FFH					
	External interrupt rising edge enable register (EGP)	00H					
	External interrupt falling edge enable register (EGN)	00H					

Note These values vary depending on the reset source.

Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by CLM	Reset by LVI
Register					
RESF	See Table 22-2.				
LVIM	Cleared (00H)	Cleared (00H)	Cleared (00H)	Cleared (00H)	Held
LVIS					

22.1 Register for Confirming Reset Source

Many internal reset generation sources exist in the 78K0/KF1. The reset control flag register (RESF) is used to store which source has generated the reset request.

RESF can be read by an 8-bit memory manipulation instruction.

RESET input, reset input by power-on-clear (POC) circuit, and reading RESF clear RESF to 00H.

Figure 22-5. Format of Reset Control Flag Register (RESF)

Address: FFA	ACH Aft	er reset:	00H ^{Note}	R					
Symbol	7		6	5	4	3	2	1	0
RESF	0		0	0	WDTRF	0	0	CLMRF	LVIRF

WDTRF	Internal reset request by watchdog timer (WDT)							
0	nternal reset request is not generated, or RESF is cleared.							
1	Internal reset request is generated.							

CLMRF	Internal reset request by clock monitor (CLM)		
0	Internal reset request is not generated, or RESF is cleared.		
1	Internal reset request is generated.		

LVIRF	Internal reset request by low-voltage detector (LVI)
0	Internal reset request is not generated, or RESF is cleared.
1	Internal reset request is generated.

Note The value after reset varies depending on the reset source.

Caution Do not read data by a 1-bit memory manipulation instruction.

The status of RESF when a reset request is generated is shown in Table 22-2.

Table 22-2. RESF Status When Reset Request Is Generated

Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by CLM	Reset by LVI
WDTRF	Cleared (0)	Cleared (0)	Set (1)	Held	Held
CLMRF			Held	Set (1)	Held
LVIRF			Held	Held	Set (1)

CHAPTER 23 CLOCK MONITOR

23.1 Functions of Clock Monitor

The clock monitor samples the X1 input clock using the on-chip Ring-OSC, and generates an internal reset signal when the X1 input clock is stopped.

When a reset signal is generated by the clock monitor, bit 1 (CLMRF) of the reset control flag register (RESF) is set to 1. For details of RESF, see **CHAPTER 22 RESET FUNCTION**.

The clock monitor automatically stops under the following conditions.

- · Reset is released and during the oscillation stabilization time
- In STOP mode and during the oscillation stabilization time
- When the X1 input clock is stopped by software (MSTOP = 1 or MCC = 1) and during the oscillation stabilization time
- When the Ring-OSC clock is stopped

Remark MSTOP: Bit 7 of main OSC control register (MOC)

MCC: Bit 7 of processor clock control register (PCC)


23.2 Configuration of Clock Monitor

Clock monitor consists of the following hardware.

Table 23-1. Configuration of Clock Monitor

Item	Configuration		
Control register	Clock monitor mode register (CLM)		

Figure 23-1. Block Diagram of Clock Monitor



Remark MCC: Bit 7 of processor clock control register (PCC)

MSTOP: Bit 7 of main OSC control register (MOC)

OSTC: Oscillation stabilization time counter status register (OSTC)

23.3 Registers Controlling Clock Monitor

Clock monitor is controlled by the clock monitor mode register (CLM).


(1) Clock monitor mode register (CLM)

This register sets the operation mode of the clock monitor.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 23-2. Format of Clock Monitor Mode Register (CLM)



CLME	Enables/disables clock monitor operation				
0	Disables clock monitor operation				
1	Enables clock monitor operation				

- Cautions 1. Once bit 0 (CLME) is set to 1, it cannot be cleared to 0 except by RESET input or the internal reset signal.
 - 2. If the reset signal is generated by the clock monitor, CLME is cleared to 0 and bit 1 (CLMRF) of the reset control flag register (RESF) is set to 1.

23.4 Operation of Clock Monitor

This section explains the functions of the clock monitor. The monitor start and stop conditions are as follows.

<Monitor start condition>

When bit 0 (CLME) of the clock monitor mode register (CLM) is set to operation enabled (1).

<Monitor stop condition>

- Reset is released and during the oscillation stabilization time
- In STOP mode and during the oscillation stabilization time
- When the X1 input clock is stopped by software (MSTOP = 1 or MCC = 1) and during the oscillation stabilization time
- When the Ring-OSC clock is stopped

Remark MSTOP: Bit 7 of main OSC control register (MOC)

MCC: Bit 7 of processor clock control register (PCC)

Table 23-2. Operation Status of Clock Monitor (When CLME = 1)

CPU Operation Clock	Operation Mode	X1 Input Clock Status	Ring-OSC Clock Status	Clock Monitor Status
X1 input clock	STOP mode	Stopped	Oscillating	Stopped
			Stopped ^{Note}	
	RESET input		Oscillating	
			Stopped ^{Note}	
	Normal operation mode	Oscillating	Oscillating	Operating
	HALT mode		Stopped ^{Note}	Stopped
Ring-OSC clock	STOP mode	Stopped	Oscillating	Stopped
	RESET input			
	Normal operation mode	Oscillating		Operating
	HALT mode	Stopped		Stopped


Note The Ring-OSC clock is stopped only when the "Ring-OSC can be stopped by software" is selected by a mask option. If "Ring-OSC cannot be stopped" is selected, the Ring-OSC clock cannot be stopped.

The clock monitor timing is as shown in Figure 23-3.


471

Figure 23-3. Timing of Clock Monitor (1/4)

(1) When internal reset is executed by oscillation stop of X1 input clock




(2) Clock monitor status after RESET input (CLME = 1 is set after RESET input and during X1 input clock oscillation stabilization time)



RESET input clears bit 0 (CLME) of the clock monitor mode register (CLM) to 0 and stops the clock monitor * operation. Even if CLME is set to 1 by software during the oscillation stabilization time (reset value of OSTS register is 05H (2¹⁶/fxp)) of the X1 input clock, monitoring is not performed until the oscillation stabilization time of the X1 input clock ends. Monitoring is automatically started at the end of the oscillation stabilization time.


Figure 23-3. Timing of Clock Monitor (2/4)

(3) Clock monitor status after RESET input (CLME = 1 is set after RESET input and at the end of X1 input clock oscillation stabilization time)



RESET input clears bit 0 (CLME) of the clock monitor mode register (CLM) to 0 and stops the clock monitor operation. When CLME is set to 1 by software at the end of the oscillation stabilization time (reset value of OSTS register is 05H (2¹⁶/fxp)) of the X1 input clock, monitoring is started.


(4) Clock monitor status after STOP mode is released (CLME = 1 is set when CPU clock operates on X1 input clock and before entering STOP mode)



When bit 0 (CLME) of the clock monitor mode register (CLM) is set to 1 before entering STOP mode, monitoring automatically starts at the end of the X1 input clock oscillation stabilization time. Monitoring is stopped in STOP mode and during the oscillation stabilization time.


Figure 23-3. Timing of Clock Monitor (3/4)

(5) Clock monitor status after STOP mode is released (CLME = 1 is set when CPU clock operates on Ring-OSC clock and before entering STOP mode)



When bit 0 (CLME) of the clock monitor mode register (CLM) is set to 1 before entering STOP mode, monitoring automatically starts at the end of the X1 input clock oscillation stabilization time. Monitoring is stopped in STOP mode and during the oscillation stabilization time.

(6) Clock monitor status after X1 input clock oscillation is stopped by software




When bit 0 (CLME) of the clock monitor mode register (CLM) is set to 1 before or while oscillation of the X1 input clock is stopped, monitoring automatically starts at the end of the X1 input clock oscillation stabilization time. Monitoring is stopped when oscillation of the X1 input clock is stopped and during the oscillation stabilization time.

Note The register that controls oscillation of the X1 input clock differs depending on the type of the clock supplied to the CPU.

- When CPU operates on Ring-OSC clock: Controlled by bit 7 (MSTOP) of the main OSC control register (MOC)
- When CPU operates on subsystem clock: Controlled by bit 7 (MCC) of the processor clock control register (PCC)

Figure 23-3. Timing of Clock Monitor (4/4)

(7) Clock monitor status after Ring-OSC clock oscillation is stopped by software



When bit 0 (CLME) of the clock monitor mode register (CLM) is set to 1 before or while oscillation of the Ring-OSC clock is stopped, monitoring automatically starts after the Ring-OSC clock is stopped. Monitoring is stopped when oscillation of the Ring-OSC clock is stopped.

Note If it is specified by a mask option that Ring-OSC cannot be stopped, the setting of bit 0 (RSTOP) of the Ring-OSC mode register (RCM) is invalid. To set RSTOP, be sure to confirm that bit 1 (MCS) of the main clock mode register (MCM) is 1.

CHAPTER 24 POWER-ON-CLEAR CIRCUIT

24.1 Functions of Power-on-Clear Circuit

The power-on-clear circuit (POC) has the following functions.

- Generates internal reset signal at power on.
- Compares supply voltage (VDD) and detection voltage (VPOC), and generates internal reset signal when VDD < VPOC.
- The following can be selected by a mask option.
 - · POC disabled
 - POC used (detection voltage: VPOC = 2.85 V ±0.15 V) Note
 - POC used (detection voltage: $V_{POC} = 3.5 \text{ V} \pm 0.2 \text{ V}$)
- **★ Note** (A1) and (A2) grade products cannot be selected because their supply voltage V_{DD} is 3.3 to 5.5 V.
 - Caution If an internal reset signal is generated in the POC circuit, the reset control flag register (RESF) is cleared to 00H.
 - Remark This product incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset cause is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT), low-voltage-detection (LVI) circuit, or clock monitor. RESF is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by WDT, LVI, or the clock monitor.

For details of the RESF, see CHAPTER 22 RESET FUNCTION.

24.2 Configuration of Power-on-Clear Circuit

The block diagram of the power-on-clear circuit is shown in Figure 24-1.

Mask option

Detection voltage source (V_{POC})

Figure 24-1. Block Diagram of Power-on-Clear Circuit

24.3 Operation of Power-on-Clear Circuit

In the power-on-clear circuit, the supply voltage (V_{DD}) and detection voltage (V_{POC}) are compared, and when $V_{DD} < V_{POC}$, an internal reset signal is generated.




Figure 24-2. Timing of Internal Reset Signal Generation in Power-on-Clear Circuit

24.4 Cautions for Power-on-Clear Circuit


In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the POC detection voltage (VPOC), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.

<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 24-3. Example of Software Processing After Release of Reset (1/2)

• If supply voltage fluctuation is 50 ms or less in vicinity of POC detection voltage




Notes 1. If reset is generated again during this period, initialization processing is not started.

2. A flowchart is shown on the next page.

Figure 24-3. Example of Software Processing After Release of Reset (2/2)

• Checking reset cause



CHAPTER 25 LOW-VOLTAGE DETECTOR

25.1 Functions of Low-Voltage Detector

The low-voltage detector (LVI) has following functions.


- Compares supply voltage (VDD) and detection voltage (VLVI), and generates an internal interrupt signal or internal reset signal when VDD < VLVI.
- Detection levels (seven levels)^{Note} of supply voltage can be changed by software.
- Interrupt or reset function can be selected by software.
- Operable in STOP mode.
- **★ Note** Five levels in the case of (A1) grade products and (A2) grade products.

When the low-voltage detector is used to reset, bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of RESF, see **CHAPTER 22 RESET FUNCTION**.

25.2 Configuration of Low-Voltage Detector

A block diagram of the low-voltage detector is shown below.

Figure 25-1. Block Diagram of Low-Voltage Detector



25.3 Registers Controlling Low-Voltage Detector

The low-voltage detector is controlled by the following registers.

- Low-voltage detection register (LVIM)
- Low-voltage detection level selection register (LVIS)

(1) Low-voltage detection register (LVIM)

This register sets low-voltage detection and the operation mode.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Figure 25-2. Format of Low-Voltage Detection Register (LVIM)

After reset: 00H R/W^{Note 1} Address: FFBEH 6 5 3 2 <0> Symbol <7> <4> <1> LVION 0 0 LVIE 0 0 LVIMD **LVIF** LVIM

L	VION ^{Notes 2, 3}	Enables low-voltage detection operation
	0	Disables operation
	1	Enables operation

LVIE ^{Notes 2, 4, 5}	Specifies reference voltage generator				
0	Disables operation				
1	Enables operation				

LVIMD ^{Note 2}	Low-voltage detection operation mode selection					
0	Generates interrupt signal when supply voltage (VDD) < detection voltage (VLVI)					
1	Generates internal reset signal when supply voltage (VDD) < detection voltage (VLVI)					

L	_VIF ^{Note 6}	Low-voltage detection flag			
	0	Supply voltage (VDD) > detection voltage (VLVI), or when operation is disabled			
	1	Supply voltage (VDD) < detection voltage (VLVI)			

Notes 1. Bit 0 is read-only.

- **2.** LVION, LVIE, and LVIMD are cleared to 0 in the case of a reset other than an LVI reset. These are not cleared to 0 in the case of an LVI reset.
- 3. When LVION is set to 1, operation of the comparator in the LVI circuit is started. Use software to instigate a wait of at least 0.2 ms from when LVION is set to 1 until the voltage is confirmed at LVIF.
- **4.** If "POC cannot be used" is selected by a mask option, wait for 2 ms or more by software from when LVIE is set to 1 until LVION is set to 1.
- **5.** If "POC used" is selected by a mask option, setting of LVIE is invalid because the reference voltage generator in the LVI circuit always operates.
- **6.** The value of LVIF is output as the interrupt request signal INTLVI when LVION = 1 and LVIMD = 0.

Caution To stop LVI, follow either of the procedures below.

• When using 8-bit memory manipulation instruction: Write 00H to LVIM.

• When using 1-bit memory manipulation instruction: Clear LVION to 0 first and then clear LVIE to 0.

(2) Low-voltage detection level selection register (LVIS)

This register selects the low-voltage detection level.

This register can be set by an 8-bit memory manipulation instruction.

RESET input clears LVIS to 00H.

Figure 25-3. Format of Low-Voltage Detection Level Selection Register (LVIS)

Address: FFBFH Af		After reset: 00H	l R/W					
Symbol	7	6	5	4	3	2	1	0
LVIS	0	0	0	0	0	LVIS2	LVIS1	LVIS0

LVIS2	LVIS1	LVIS0	Detection level
0	0	0	VLVI0 (4.3 V ±0.2 V)
0	0	1	VLVI1 (4.1 V ±0.2 V)
0	1	0	VLVI2 (3.9 V ±0.2 V)
0	1	1	VLVI3 (3.7 V ±0.2 V)
1	0	0	V _{LVI4} (3.5 V ±0.2 V) ^{Note 1}
1	0	1	VLVI5 (3.3 V ±0.15 V) ^{Notes 1, 2}
1	1	0	VLVIG (3.1 V ±0.15 V) ^{Notes 1, 2}
1	1	1	Setting prohibited

- Notes 1. When the detection voltage of the POC circuit is specified as $V_{POC} = 3.5 \text{ V} \pm 0.2 \text{ V}$ by a mask option, do not select V_{LVI4} to V_{LVI6} as the LVI detection voltage. Even if V_{LVI4} to V_{LVI6} are selected, the POC circuit has priority.
 - 2. This setting is prohibited in (A1) grade products and (A2) grade products.
- ★ Caution Be sure to clear bits 3 to 7 to 0.

483

25.4 Operation of Low-Voltage Detector

The low-voltage detector can be used in the following two modes.

· Used as reset

Compares the supply voltage (V_{DD}) and detection voltage (V_{LVI}), and generates an internal reset signal when $V_{DD} < V_{LVI}$.

Used as interrupt

Compares the supply voltage (V_{DD}) and detection voltage (V_{LVI}), and generates an interrupt signal (INTLVI) when $V_{DD} < V_{LVI}$.

The operation is set as follows.

(1) When used as reset

- When starting operation
- <1> Mask the LVI interrupt (LVIMK = 1).
- <2> Set the detection voltage using bits 2 to 0 (LVIS2 to LVIS0) of the low-voltage detection level selection register (LVIS).
- <3> Set bit 4 (LVIE) of the low-voltage detection register (LVIM) to 1 (enables reference voltage generator operation).
- <4> Use software to instigate a wait of at least 2 ms.
- <5> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
- <6> Use software to instigate a wait of at least 0.2 ms.
- <7> Wait until it is checked that (supply voltage (VDD) > detection voltage (VLVI)) by bit 0 (LVIF) of LVIM.
- <8> Set bit 1 (LVIMD) of LVIM to 1 (generates internal reset signal when supply voltage (VDD) < detection voltage (VLVI)).</p>
- ★ Figure 25-4 shows the timing of the internal reset signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <8> above.
 - Cautions 1. <1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <5>.
 - 2. If "POC used" is selected by a mask option, procedures <3> and <4> are not required.
 - 3. If supply voltage (VDD) > detection voltage (VLVI) when LVIM is set to 1, an internal reset signal is not generated.
 - When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction:
 Clear LVIMD to 0, LVION to 0, and LVIE to 0 in that order.




Figure 25-4. Timing of Low-Voltage Detector Internal Reset Signal Generation

- **Notes 1.** The LVIMK flag is set to "1" by $\overline{\text{RESET}}$ input.
 - 2. The LVIF flag may be set (1).
 - 3. LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, see CHAPTER 22 RESET FUNCTION.

Remark <1> to <8> in Figure 25-4 above correspond to <1> to <8> in the description of "when starting operation" in **25.4 (1) When used as reset**.

(2) When used as interrupt

- · When starting operation
- <1> Mask the LVI interrupt (LVIMK = 1).
- <2> Set the detection voltage using bits 2 to 0 (LVIS2 to LVIS0) of the low-voltage detection level selection register (LVIS).
- <3> Set bit 4 (LVIE) of the low-voltage detection register (LVIM) to 1 (enables reference voltage generator operation).
- <4> Use software to instigate a wait of at least 2 ms.
- <5> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
- <6> Use software to instigate a wait of at least 0.2 ms.
- <7> Wait until it is checked that (supply voltage (VDD) > detection voltage (VDI) by bit 0 (LVIF) of LVIM.
- <8> Clear the interrupt request flag of LVI (LVIIF) to 0.
- <9> Release the interrupt mask flag of LVI (LVIMK).
- <10> Execute the EI instruction (when vectored interrupts are used).
- Figure 25-5 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <9> above.

Caution If "POC used" is selected by a mask option, procedures <3> and <4> are not required.

- · When stopping operation
 - Either of the following procedures must be executed.
 - When using 8-bit memory manipulation instruction:
 - Write 00H to LVIM.
 - When using 1-bit memory manipulation instruction:
 - Clear LVION to 0 first, and then clear LVIE to 0.




Figure 25-5. Timing of Low-Voltage Detector Interrupt Signal Generation

- **Notes 1.** The LVIMK flag is set to "1" by RESET input.
 - 2. The LVIF and LVIIF flags may be set (1).

Remark <1> to <9> in Figure 25-5 above correspond to <1> to <9> in the description of "when starting operation" in 25.4 (2) When used as interrupt.

25.5 Cautions for Low-Voltage Detector

In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the LVI detection voltage (VLVI), the operation is as follows depending on how the low-voltage detector is used.

(1) When used as reset

The system may be repeatedly reset and released from the reset status.

In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking action (1) below.

(2) When used as interrupt

Interrupt requests may be frequently generated. Take action (2) below.

In this system, take the following actions.


<Action>

(1) When used as reset

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 25-6. Example of Software Processing After Release of Reset (1/2)


• If supply voltage fluctuation is 50 ms or less in vicinity of LVI detection voltage



- Notes 1. If reset is generated again during this period, initialization processing is not started.
 - 2. A flowchart is shown on the next page.

Figure 25-6. Example of Software Processing After Release of Reset (2/2)

• Checking reset cause



(2) When used as interrupt

- ★ Check that "supply voltage (VDD) > detection voltage (VLVI)" in the servicing routine of the LVI interrupt by using bit 0 (LVIF) of the low-voltage detection register (LVIM). Clear bit 0 (LVIIF) of interrupt request flag register 0L (IF0L) to 0 and enable interrupts (EI).
- ★ In a system where the supply voltage fluctuation period is long in the vicinity of the LVI detection voltage, wait for the supply voltage fluctuation period, check that "supply voltage (VDD) > detection voltage (VLVI)" using the LVIF flag, and then enable interrupts (EI).

CHAPTER 26 REGULATOR

26.1 Outline of Regulator

The 78K0/KF1 includes a circuit to realize constant-voltage operation inside the device. To stabilize the regulator \star output voltage, connect the REGC pin to Vss via a capacitor (1 μ F: recommended). The output voltage of the regulator is 3.5 V (TYP.).

- ★ The supply voltage and oscillation frequency at which the regulator can be used are as follows.
 - Power supply voltage: VDD = 4.0 to 5.5 V
 - Oscillation frequency: fx = 2.0 to 8.38 MHz

The regulator of the 78K0/KF1 stops operating in the following cases.

- · During the reset period
- In STOP mode
- ★ In HALT mode when the CPU is operating on the subsystem clock and when X1 oscillation is stopped
 Figure 26-1 shows the block diagram of the periphery of the regulator.





Figure 26-1. Block Diagram of Regulator Periphery


- **★** Cautions 1. Directly connect the REGC pin of standard products and (A) grade products to V_{DD} when the regulator is not used.
- The regulator cannot be used with (A1) and (A2) grade products. Be sure to connect the REGC pin of these products directly to VDD.

Figure 26-2. REGC Pin Connection

(a) When REGC = VDD



(b) When connecting REGC pin to Vss via a capacitor



CHAPTER 27 MASK OPTIONS

Mask ROM versions are provided with the following mask options.

1. Power-on-clear (POC) circuit

• POC cannot be used

POC used (detection voltage: VPOC = 2.85 V ±0.15 V)^{Note}
 POC used (detection voltage: VPOC = 3.5 V ±0.2 V)

2. Ring-OSC

- Cannot be stopped
- Can be stopped by software
- 3. Pull-up resistor of P60 to P63 pins
 - Pull-up resistor can be incorporated in 1-bit units (Pull-up resistors are not available for the flash memory versions.)
- ★ Note (A1) and (A2) grade products cannot be selected because their supply voltage V_{DD} is 3.3 to 5.5 V.

Flash memory versions that support the mask options of the mask ROM versions are as follows.

Table 27-1. Flash Memory Versions Supporting Mask Options of Mask ROM Versions

M	ask Option	Flash Memory Version	
POC Circuit	Ring-OSC		
POC cannot be used	Cannot be stopped	μPD78F0148M1, 78F0148M1(A), 78F0148M1(A1)	
	Can be stopped by software	μPD78F0148M2, 78F0148M2(A), 78F0148M2(A1)	
POC used	Cannot be stopped	μPD78F0148M3, 78F0148M3(A)	
$(V_{POC} = 2.85 \text{ V} \pm 0.15 \text{ V})$	Can be stopped by software	μPD78F0148M4, 78F0148M4(A)	
POC used	Cannot be stopped	μPD78F0148M5, 78F0148M5(A), 78F0148M5(A1)	
$(V_{POC} = 3.5 V \pm 0.2 V)$	Can be stopped by software	μPD78F0148M6, 78F0148M6(A), 78F0148M6(A1)	

CHAPTER 28 μ PD78F0148

The μ PD78F0148 is provided as the flash memory version of the 78K0/KF1.

The μ PD78F0148 replaces the internal mask ROM of the μ PD780148 with flash memory to which a program can be written, erased, and overwritten while mounted on the board. Table 28-1 lists the differences between the μ PD78F0148 and the mask ROM versions.

Table 28-1. Differences Between μ PD78F0148 and Mask ROM Versions

Item	μPD78F0148	Mask ROM Versions		
Internal ROM configuration	Flash memory	Mask ROM		
Internal ROM capacity	60 KB ^{Note}	μPD780143: 24 KB μPD780144: 32 KB μPD780146: 48 KB μPD780148: 60 KB		
Internal expansion RAM capacity	1024 bytes ^{Note}	μPD780143: None μPD780144: None μPD780146: 1024 bytes μPD780148: 1024 bytes		
IC pin	None	Available		
V _{PP} pin	Available	None		
Electrical specifications, recommended soldering conditions	Refer to the description of electrical specifications and recommended solde conditions			

Note The same capacity as the mask ROM versions can be specified by means of the internal memory size switching register (IMS) and the internal expansion RAM size switching register (IXS).

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations for the commercial samples (not engineering samples) of the mask ROM versions.

28.1 Internal Memory Size Switching Register

The μ PD78F0148 allows users to select the internal memory capacity using the internal memory size switching register (IMS) so that the same memory map as that of the mask ROM versions with a different internal memory capacity can be achieved.

IMS is set by an 8-bit memory manipulation instruction.

RESET input sets IMS to CFH.

Caution Be sure to set the value of the relevant mask ROM version at initialization.

Figure 28-1. Format of Internal Memory Size Switching Register (IMS)

Address: FFF0H After reset: CFH		R/W						
Symbol	7	6	5	4	3	2	1	0
IMS	RAM2	RAM1	RAM0	0	ROM3	ROM2	ROM1	ROM0

RAM2	RAM1	RAM0	Internal high-speed RAM capacity selection
1	1	0	1024 bytes
С	Other than abo	ve	Setting prohibited

ROM3	ROM2	ROM1	ROM0	Internal ROM capacity selection
0	1	1	0	24 KB
1	0	0	0	32 KB
1	1	0	0	48 KB
1	1	1	1	60 KB
Other than above				Setting prohibited

The IMS settings required to obtain the same memory map as mask ROM versions are shown in Table 28-2.

Table 28-2. Internal Memory Size Switching Register Settings

Target Mask ROM Versions	IMS Setting
μPD780143	C6H
μPD780144	C8H
μPD780146	ССН
μPD780148	CFH

Caution When using a mask ROM version, be sure to set the value indicated in Table 28-2 to IMS.

28.2 Internal Expansion RAM Size Switching Register

This register is used to set the internal expansion RAM capacity via software.

This register is set by an 8-bit memory manipulation instruction.

RESET input sets IXS to 0CH.

Caution Be sure to set the value of the relevant mask ROM version at initialization.

Figure 28-2. Format of Internal Expansion RAM Size Switching Register (IXS)

Address: FFF4H After reset: 0CH R/W									
Symbol	7	6	5	4	3	2	1	0	
IXS	0	0	0	IXRAM4	IXRAM3	IXRAM2	IXRAM1	IXRAM0	
			IXRAM2 IXRAM1 IXRAM0						
	IXRAM4	IXRAM3	IXRAM2	IXRAM1	IXRAM0	Internal expar	nsion RAM cap	acity selection	
	IXRAM4 0	IXRAM3	IXRAM2	IXRAM1 0	IXRAM0 0	Internal expar 0 bytes	nsion RAM cap	acity selection	
		1 1	1 0			· ·	nsion RAM cap	acity selection	

The IXS settings required to obtain the same memory map as mask ROM versions are shown in Table 28-3.

Table 28-3. Internal Expansion RAM Size Switching Register Settings

Target Mask ROM Versions	IXS Setting
μPD780143	0CH
μPD780144	0CH
μPD780146	0AH
μPD780148	0AH

Caution When using a mask ROM version, be sure to set the value indicated in Table 28-3 to IXS.

★ 28.3 Writing with Flash Programmer

Data can be written to the flash memory on-board or off-board, by using a dedicated flash programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the μ PD78F0148 has been mounted on the target system. The connectors that connect the dedicated flash programmer must be mounted on the target system.

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the μ PD78F0148 is mounted on the target system.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

Table 28-4. Wiring Between μ PD78F0148 and Dedicated Flash Programmer (1/2)

(1) 3-wire serial I/O (CSI10)

Pin Configuration of Dedicated Flash Programmer			With CSI	10	With CSI10 + HS		
Signal Name	I/O	Pin Function	Pin Name	Pin No.	Pin Name	Pin No.	
SI/RxD	Input	Receive signal	SO10/P12	20	SO10/P12	20	
SO/TxD	Output	Transmit signal	SI10/RxD0/P11	19	SI10/RxD0/P11	19	
SCK	Output	Transfer clock	SCK10/TxD0/P10	18	SCK10/TxD0/P10	18	
CLK	Output	Clock to μPD78F0148	X1	12	X1	12	
			X2 ^{Note 1}	13	X2 ^{Note 1}	13	
/RESET	Output	Reset signal	RESET	14	RESET	14	
V _{PP}	Output	Write voltage	VPP	8	V _{PP}	8	
H/S	Input	Handshake signal	Not needed	Not needed	HS/P15/TOH0	23	
V _{DD}	I/O	VDD voltage generation/voltage	V _{DD}	9	V _{DD}	9	
	monitor ^{Note 2}	EV _{DD}	31	EV _{DD}	31		
			AVREF	1	AVREF	1	
GND	_	Ground	Vss	11	Vss	11	
			EVss	30	EVss	30	
			AVss	2	AVss	2	

Notes 1. When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

2. Flashpro III only

Cautions 1. Be sure to connect the REGC pin in either of the following ways.

- To GND via a 1 μF capacitor
- Directly to VDD
- 2. When connecting the REGC pin to GND via a 1 μ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Create an oscillator on the board to supply a clock.

Table 28-4. Wiring Between μ PD78F0148 and Dedicated Flash Programmer (2/2)

(2) UART (UARTO, UART6)

Pin Configuration of Dedicated Flash Programmer			With UAF	With UART0		With UART0 + HS		With UART6	
Signal Name	1/0	Pin Function	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	
SI/RxD	Input	Receive signal	TxD0/ SCK10/P10	18	TxD0/ SCK10/P10	18	TxD6/P13	21	
SO/TxD	Output	Transmit signal	RxD0/SI10/ P11	19	RxD0/SI10/ P11	19	RxD6/P14	22	
SCK	Output	Transfer clock	Not needed	Not needed	Not needed	Not needed	Not needed	Not needed	
CLK	Output	Clock to µPD78F0148	X1	12	X1	12	X1	12	
			X2 ^{Note 1}	13	X2 ^{Note 1}	13	X2 ^{Note 1}	13	
/RESET	Output	Reset signal	RESET	14	RESET	14	RESET	14	
V _{PP}	Output	Write voltage	V _{PP}	8	V _{PP}	8	V _{PP}	8	
H/S	Input	Handshake signal	Not needed	Not needed	HS/P15/TOH0	23	Not needed	Not needed	
V _{DD}	I/O	V _{DD} voltage generation/voltage monitor ^{Note 2}	V _{DD}	9	V _{DD}	9	V _{DD}	9	
			EV _{DD}	31	EV _{DD}	31	EV _{DD}	31	
			AVREF	1	AVREF	1	AVREF	1	
GND	_	Ground	Vss	11	Vss	11	Vss	11	
			EVss	30	EVss	30	EVss	30	
			AVss	2	AVss	2	AVss	2	

Notes 1. When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

2. Flashpro III only


Cautions 1. Be sure to connect the REGC pin in either of the following ways.

- To GND via a 1 μ F capacitor
- Directly to VDD
- 2. When connecting the REGC pin to GND via a 1 μ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Create an oscillator on the board to supply a clock.

Examples of the recommended connection when using the adapter for flash memory writing are shown below.

Figure 28-3. Example of Wiring Adapter for Flash Memory Writing in 3-Wire Serial I/O (CSI10) Mode



Notes 1. μ PD78F0148, 78F0148(A): 2.7 to 5.5 V

 μ PD78F0148(A1): 3.3 to 5.5 V

2. Connect the REGC pin as follows.

 μ PD78F0148, 78F0148(A): Connect directly to V_{DD} or connect to GND via a 1 μ F capacitor

 μ PD78F0148(A1): Connect directly to V_{DD}

O V_{DD} (2.7 to 5.5 V)^{Note 1} ⊕ GND LVDD (VDD2) VDD Q GND 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 50 10Note 2 ²⁰
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 Q \bigcirc SI SO SCK CLK /RESET VPP RESERVE/HS

Figure 28-4. Example of Wiring Adapter for Flash Memory Writing in 3-Wire Serial I/O (CSI10 + HS) Mode

Notes 1. μ PD78F0148, 78F0148(A): 2.7 to 5.5 V μ PD78F0148(A1): 3.3 to 5.5 V

2. Connect the REGC pin as follows.

 μ PD78F0148, 78F0148(A): Connect directly to V_{DD} or connect to GND via a 1 μ F capacitor

WRITER INTERFACE

 μ PD78F0148(A1): Connect directly to VDD

- VDD (2.7 to 5.5 V)Note 1 GND LVDD (VDD2) VDD GND 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 10 Note 2 0-21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 Ò \bigcirc \bigcirc \bigcirc SI SO SCK CLK /RESET VPP RESERVE/HS WRITER INTERFACE

Figure 28-5. Example of Wiring Adapter for Flash Memory Writing in UART (UART0) Mode

Notes 1. μ PD78F0148, 78F0148(A): 2.7 to 5.5 V

 μ PD78F0148(A1): 3.3 to 5.5 V

2. Connect the REGC pin as follows.

 μ PD78F0148, 78F0148(A): Connect directly to V_{DD} or connect to GND via a 1 μ F capacitor

 μ PD78F0148(A1): Connect directly to VDD

- V_{DD} (2.7 to 5.5 V)^{Note 1} GND LVDD (VDD2) VDD Q GND 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 0 2 59 58 57 4 56 5 55 6 54 7 53 8 0 9 52 10^{Note 2} 51 0 11 50 0-49 12 48 13 47 14 46 15 45 16 44 17 43 18 42 19 41 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 \bigcirc \bigcirc \bigcirc \bigcirc SI SO SCK CLK /RESET VPP RESERVE/HS WRITER INTERFACE

Figure 28-6. Example of Wiring Adapter for Flash Memory Writing in UART (UART0 + HS) Mode

Notes 1. μ PD78F0148, 78F0148(A): 2.7 to 5.5 V μ PD78F0148(A1): 3.3 to 5.5 V

2. Connect the REGC pin as follows.

 μ PD78F0148, 78F0148(A): Connect directly to V_{DD} or connect to GND via a 1 μ F capacitor

 μ PD78F0148(A1): Connect directly to VDD

○ V_{DD} (2.7 to 5.5 V)^{Note 1} GND LVDD (VDD2) VDD **GND** 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 10^{Note 2} 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 \bigcirc \bigcirc \bigcirc SCK /RESET VPP RESERVE/HS SI SO CLK WRITER INTERFACE

Figure 28-7. Example of Wiring Adapter for Flash Memory Writing in UART (UART6) Mode

Notes 1. μ PD78F0148, 78F0148(A): 2.7 to 5.5 V

 μ PD78F0148(A1): 3.3 to 5.5 V

2. Connect the REGC pin as follows.


 μ PD78F0148, 78F0148(A): Connect directly to V_{DD} or connect to GND via a 1 μ F capacitor

 μ PD78F0148(A1): Connect directly to V_{DD}

28.4 Programming Environment

The environment required for writing a program to the flash memory of the μ PD78F0148 is illustrated below.

Figure 28-8. Environment for Writing Program to Flash Memory



Note Flashpro IV only

A host machine that controls the dedicated flash programmer is necessary.

To interface between the dedicated flash programmer and the μ PD78F0148, CSI10, UART0, or UART6 is used for manipulation such as writing and erasing. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.


***** 28.5 Communication Mode

Communication between the dedicated flash programmer and the μ PD78F0148 is established by serial communication via CSI10, UART0, or UART6 of the μ PD78F0148.

(1) CSI10

Transfer rate: 200 kHz to 2 MHz


Figure 28-9. Communication with Dedicated Flash Programmer (CSI10)



(2) CSI communication mode supporting handshake

Transfer rate: 200 kHz to 2 MHz


Figure 28-10. Communication with Dedicated Flash Programmer (CSI10 + HS)



(3) UARTO

Transfer rate: 4800 to 38400 bps


Figure 28-11. Communication with Dedicated Flash Programmer (UART0)



(4) UART communication mode supporting handshake

Transfer rate: 4800 to 38400 bps


Figure 28-12. Communication with Dedicated Flash Programmer (UART0 + HS)



(5) UART6

Transfer rate: 4800 to 76800 bps

Figure 28-13. Communication with Dedicated Flash Programmer (UART6)



If Flashpro III/Flashpro IV is used as the dedicated flash programmer, Flashpro III/Flashpro IV generates the following signal for the μ PD78F0148. For details, refer to the Flashpro III/Flashpro IV Manual.

Table 28-5. Pin Connection

		Flashpro III/Flashpro IV	μPD78F0148	C	Connectio	n
Signal Name	I/O	Pin Function	Pin Name	CSI00	UART0	UART6
V _{PP}	Output	Write voltage	VPP	0	0	0
V _{DD}	I/O	V _{DD} voltage generation/voltage monitor ^{Note 1}	VDD, EVDD, AVREF	0	0	0
GND	-	Ground	Vss, EVss, AVss	0	0	0
CLK	Output	Clock output to μ PD78F0148	X1, X2 ^{Note 2}	0	0	0
/RESET	Output	Reset signal	RESET	0	0	0
SI/RxD	Input	Receive signal	SO10/TxD0/TxD6	0	0	0
SO/TxD	Output	Transmit signal	SI10/RxD0/RxD6	0	0	0
SCK	Output	Transfer clock	SCK10	0	×	×
H/S	Input	Handshake signal	HS	Δ	Δ	×

Notes 1. Flashpro III only

2. For off-board writing only: connect the clock output of the flash programmer to X1 and its inverse signal to X2.

Remark ©: Be sure to connect the pin.

- O: The pin does not have to be connected if the signal is generated on the target board.
- \times : The pin does not have to be connected.
- \triangle : In handshake mode

28.6 Processing of Pins on Board

To write the flash memory on-board, connectors that connect the dedicated flash programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be processed as described below.

28.6.1 VPP pin

In the normal operation mode, the VPP pin is connected to Vss. In addition, a write voltage of 10.0 V (TYP.) is supplied to the VPP pin in the flash memory programming mode. Perform the following pin processing.

- (1) Connect pull-down resistor R_{VPP} = 10 k Ω to the V_{PP} pin.
- (2) Switch the input of the VPP pin to the programmer side by using a jumper on the board or to GND directly.

μΡD78F0148

Dedicated flash programmer connection pin

Pull-down resistor (R_{VPP})

Figure 28-14. Example of Connection of VPP Pin

28.6.2 Serial interface pins

The pins used by each serial interface are listed below.

Table 28-6. Pins Used by Each Serial Interface


Serial Interface	Pins Used
CSI10	SO10, SI10, SCK10
CSI10 + HS	SO10, SI10, SCK10, HS/P15
UART0	TxD0, RxD0
UART0 + HS	TxD0, RxD0, HS/P15
UART6	TxD6, RxD6

To connect the dedicated flash programmer to the pins of a serial interface that is connected to another device on the board, care must be exercised so that signals do not collide or that the other device does not malfunction.

(1) Signal collision

If the dedicated flash programmer (output) is connected to a pin (input) of a serial interface connected to another device (output), signal collision takes place. To avoid this collision, either isolate the connection with the other device, or make the other device go into an output high-impedance state.

Figure 28-15. Signal Collision (Input Pin of Serial Interface)




In the flash memory programming mode, the signal output by the device collides with the signal sent from the dedicated flash programmer. Therefore, isolate the signal of the other device.


(2) Malfunction of other device

If the dedicated flash programmer (output or input) is connected to a pin (input or output) of a serial interface connected to another device (input), a signal may be output to the other device, causing the device to malfunction. To avoid this malfunction, isolate the connection with the other device.

Figure 28-16. Malfunction of Other Device



If the signal output by the μ PD78F0148 in the flash memory programming mode affects the other device, isolate the signal of the other device.




If the signal output by the dedicated flash programmer in the flash memory programming mode affects the other device, isolate the signal of the other device.

28.6.3 RESET pin

If the reset signal of the dedicated flash programmer is connected to the RESET pin that is connected to the reset signal generator on the board, signal collision takes place. To prevent this collision, isolate the connection with the reset signal generator.

If the reset signal is input from the user system while the flash memory programming mode is set, the flash memory will not be correctly programmed. Do not input any signal other than the reset signal of the dedicated flash programmer.

Figure 28-17. Signal Collision (RESET Pin)



In the flash memory programming mode, the signal output by the reset signal generator collides with the signal output by the dedicated flash programmer. Therefore, isolate the signal of the reset signal generator.

28.6.4 Port pins

★ When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to VDD or Vss via a resistor.

28.6.5 REGC pin

Handle the REGC pin in the same manner as during normal operation.

- μ PD78F0148, 78F0148(A): Connect directly to V_{DD} or connect to GND via a 1 μ F capacitor
- μPD78F0148(A1): Connect directly to VDD

28.6.6 Other signal pins

Connect X1 and X2 in the same status as in the normal operation mode when using the on-board clock.

To input the operating clock from the programmer, however, connect the clock out of the programmer to X1, and its inverse signal to X2.

28.6.7 Power supply

To use the supply voltage output of the flash programmer, connect the VDD pin to VDD of the flash programmer, and the Vss pin to Vss of the flash programmer.

To use the on-board supply voltage, connect in compliance with the normal operation mode.

Supply the same other power supplies (EVDD, EVss, AVREF, and AVss) as those in the normal operation mode.


★ Caution In the dedicated flash programmer PG-FP3 or FL-PR3, V_{DD} has a power monitor function. Be sure to connect V_{DD} and V_{SS} to V_{DD} and GND of the dedicated flash programmer.

28.7 Programming Method

28.7.1 Controlling flash memory

The following figure illustrates the procedure to manipulate the flash memory.

Figure 28-18. Flash Memory Manipulation Procedure




28.7.2 Flash memory programming mode

To rewrite the contents of the flash memory by using the dedicated flash programmer, set the μ PD78F0148 in the flash memory programming mode. To set the mode, set the VPP pin and clear the reset signal.

Change the mode by using a jumper when writing the flash memory on-board.

Figure 28-19. Flash Memory Programming Mode



28.7.3 Selecting communication mode

In the μ PD78F0148 a communication mode is selected by inputting pulses (up to 11 pulses) to the V_{PP} pin after the dedicated flash memory programming mode is entered. These V_{PP} pulses are generated by the flash programmer.

The following table shows the relationship between the number of pulses and communication modes.

Table 28-7. Communication Modes

Communication Mode		Pins Used	Number				
	Port (COMM PORT)	Speed (SIO CLOCK)	On Target (CPU CLOCK)	Frequency (Flashpro Clock)	Multiply Rate (Multiple Rate)		of V _{PP} Pulses
3-wire serial I/O (CSI10)	SIO-ch0 (SIO ch-0)	200 k to 2 MHz ^{Note 2}	Optional	2 M to 10 MHz	1.0	SO10, SI10, SCK10	0
3-wire serial I/O with handshake supported (CSI10 + HS)	SIO-H/S (SIO ch-3 + handshake)	200 k to 2 MHz ^{Note 2}				SO10, SI10, SCK10, HS/P15	3
UART (UART0)	UART-ch0 (UART ch-0)	4800 to 38400 bps ^{Notes 2, 3}				TxD0, RxD0	8
UART (UART6)	UART-ch1 (UART ch-1)	4800 to 76800 bps ^{Notes 2, 3}				TxD6, RxD6	9
UART with handshake supported (UART0 + HS)	UART-ch3 (UART ch-3)	4800 to 38400 bps ^{Notes 2,3}				TxD0, RxD0, HS/P15	11

- Notes 1. Selection items for Standard settings on Flashpro IV (TYPE settings on Flashpro III).
 - **2.** The possible setting range differs depending on the voltage. For details, refer to the chapters of electrical specifications.
 - **3.** Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.


Caution When UART0 or UART6 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after the VPP pulse has been received.

Remark Items enclosed in parentheses in the setting item column are the set value and set item when they differ from those of Flashpro IV.

28.7.4 Communication commands

The μ PD78F0148 communicates with the dedicated flash programmer by using commands. The signals sent from the flash programmer to the μ PD78F0148 are called commands, and the commands sent from the μ PD78F0148 to the dedicated flash programmer are called response commands.

Figure 28-20. Communication Commands



The flash memory control commands of the μ PD78F0148 are listed in the table below. All these commands are issued from the programmer and the μ PD78F0148 perform processing corresponding to the respective commands.

Table 28-8. Flash Memory Control Commands

Classification	Command Name	Function
Verify	Batch verify command	Compares the contents of the entire memory with the input data.
Erase	Batch erase command	Erases the contents of the entire memory.
Blank check	Batch blank check command	Checks the erasure status of the entire memory.
Data write	High-speed write command	Writes data by specifying the write address and number of bytes to be written, and executes a verify check.
	Successive write command	Writes data from the address following that of the high-speed write command executed immediately before, and executes a verify check.
System setting, control	Status read command	Obtains the operation status
	Oscillation frequency setting command	Sets the oscillation frequency
	Erase time setting command	Sets the erase time for batch erase
	Write time setting command	Sets the write time for writing data
	Baud rate setting command	Sets the baud rate when UART is used
	Silicon signature command	Reads the silicon signature information
	Reset command	Escapes from each status

The μ PD78F0148 return a response command for the command issued by the dedicated flash programmer. The response commands sent from the μ PD78F0148 are listed below.

Table 28-9. Response Commands

Command Name	Function
ACK	Acknowledges command/data.
NAK	Acknowledges illegal command/data.

CHAPTER 29 INSTRUCTION SET

This chapter lists each instruction set of the 78K0/KF1 in table form. For details of each operation and operation code, refer to the separate document **78K/0 Series Instructions User's Manual (U12326E)**.

29.1 Conventions Used in Operation List

29.1.1 Operand identifiers and specification methods

Operands are written in the "Operand" column of each instruction in accordance with the specification method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more methods, select one of them. Uppercase letters and the symbols #, !, \$ and [] are keywords and must be written as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: Absolute address specification
- \$: Relative address specification
- []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to write the #, !, \$, and [] symbols.

For operand register identifiers r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for specification.

Table 29-1. Operand Identifiers and Specification Methods

Identifier	Specification Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special function register symbol ^{Note}
sfrp	Special function register symbol (16-bit manipulatable register even addresses only) Note
saddr	FE20H to FF1FH Immediate data or labels
saddrp	FE20H to FF1FH Immediate data or labels (even address only)
addr16	0000H to FFFFH Immediate data or labels
	(Only even addresses for 16-bit data transfer instructions)
addr11	0800H to 0FFFH Immediate data or labels
addr5	0040H to 007FH Immediate data or labels (even address only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Note Addresses from FFD0H to FFDFH cannot be accessed with these operands.

Remark For special function register symbols, see **Table 3-5 Special Function Register List**.

29.1.2 Description of operation column

A: A register; 8-bit accumulator

X: X register

B: B register

C: C register

D: D register

E: E register

H: H register

L: L register

AX: AX register pair; 16-bit accumulator

BC: BC register pair

DE: DE register pair

HL: HL register pair

PC: Program counter

SP: Stack pointer

PSW: Program status word

CY: Carry flag

AC: Auxiliary carry flag

Z: Zero flag

RBS: Register bank select flag

IE: Interrupt request enable flag

NMIS: Non-maskable interrupt servicing flag

(): Memory contents indicated by address or register contents in parentheses

XH, XL: Higher 8 bits and lower 8 bits of 16-bit register

∴: Logical product (AND)

v: Logical sum (OR)

→: Exclusive logical sum (exclusive OR)

-: Inverted data

addr16: 16-bit immediate data or label

jdisp8: Signed 8-bit data (displacement value)

29.1.3 Description of flag operation column

(Blank): Not affected 0: Cleared to 0

0: Cleared to 0
1: Set to 1

×: Set/cleared according to the result

R: Previously saved value is restored

29.2 Operation List

Instruction	Mnemonic	Operands	Bytes	С	locks	Operation	F	Flaç	3
Group	Millemonic	Operands	bytes	Note 1	Note 2	Орегацоп	Z	AC	CY
8-bit data	MOV	r, #byte	2	4	_	$r \leftarrow \text{byte}$			
transfer		saddr, #byte	3	6	7	$(saddr) \leftarrow byte$			
		sfr, #byte	3	_	7	$sfr \leftarrow byte$			
		A, r	1	2	_	$A \leftarrow r$			
		r, A	1	2	_	$r \leftarrow A$			
		A, saddr	2	4	5	$A \leftarrow (saddr)$			
		saddr, A	2	4	5	$(saddr) \leftarrow A$			
		A, sfr	2	_	5	$A \leftarrow sfr$			
		sfr, A	2	_	5	$sfr \leftarrow A$			
		A, !addr16	3	8	9 + n	$A \leftarrow (addr16)$			
		!addr16, A	3	8	9 + m	$(addr16) \leftarrow A$			
		PSW, #byte	3	_	7	$PSW \leftarrow byte$	×	×	×
		A, PSW	2	_	5	$A \leftarrow PSW$			
		PSW, A	2	_	5	$PSW \leftarrow A$	×	×	×
		A, [DE]	1	4	5 + n	$A \leftarrow (DE)$			
		[DE], A	1	4	5 + m	$(DE) \leftarrow A$			
		A, [HL]	1	4	5 + n	$A \leftarrow (HL)$			
		[HL], A	1	4	5 + m	$(HL) \leftarrow A$			
		A, [HL + byte]	2	8	9 + n	$A \leftarrow (HL + byte)$			
		[HL + byte], A	2	8	9 + m	$(HL + byte) \leftarrow A$			
		A, [HL + B]	1	6	7 + n	$A \leftarrow (HL + B)$			
		[HL + B], A	1	6	7 + m	$(HL + B) \leftarrow A$			
		A, [HL + C]	1	6	7 + n	$A \leftarrow (HL + C)$			
		[HL + C], A	1	6	7 + m	$(HL + C) \leftarrow A$			
	хсн	A, r	1	2	_	$A \leftrightarrow r$			
		A, saddr	2	4	6	$A \leftrightarrow (saddr)$			
		A, sfr	2	_	6	$A \leftrightarrow (sfr)$			
		A, !addr16	3	8	10 + n + m	$A \leftrightarrow (addr16)$			
		A, [DE]	1	4	6 + n + m	$A \leftrightarrow (DE)$			
		A, [HL]	1	4	6 + n + m	$A \leftrightarrow (HL)$			
		A, [HL + byte]	2	8	10 + n + m	$A \leftrightarrow (HL + byte)$			
		A, [HL + B]	2	8	10 + n + m	$A \leftrightarrow (HL + B)$			
		A, [HL + C]	2	8	10 + n + m	$A \leftrightarrow (HL + C)$			

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access

- 2. When an area except the internal high-speed RAM area is accessed
- **3.** Except "r = A"

- 2. This clock cycle applies to the internal ROM program.
- 3. n is the number of waits when the external memory expansion area is read.
- **4.** m is the number of waits when the external memory expansion area is written.

Instruction	Mnemonic	Operands	Bytes	С	locks	Operation	Flag
Group	WITCHIOTIC	Operands	Dytes	Note 1	Note 2	Орегация	Z AC CY
16-bit data	MOVW	rp, #word	3	6	_	$rp \leftarrow word$	
transfer		saddrp, #word	4	8	10	(saddrp) ← word	
		sfrp, #word	4	-	10	$sfrp \leftarrow word$	
		AX, saddrp	2	6	8	$AX \leftarrow (saddrp)$	
		saddrp, AX	2	6	8	(saddrp) ← AX	
		AX, sfrp	2	-	8	$AX \leftarrow sfrp$	
		sfrp, AX	2	-	8	$sfrp \leftarrow AX$	
		AX, rp	1	4	_	$AX \leftarrow rp$	
		rp, AX	1	4	_	$rp \leftarrow AX$	
		AX, !addr16	3	10	12 + 2n	AX ← (addr16)	
		!addr16, AX	3	10	12 + 2m	(addr16) ← AX	
	XCHW	AX, rp	1	4	_	$AX \leftrightarrow rp$	
8-bit	ADD	A, #byte	2	4	_	$A, CY \leftarrow A + byte$	\times \times \times
operation		saddr, #byte	3	6	8	(saddr), CY \leftarrow (saddr) + byte	\times \times \times
		A, r	2	4	ı	$A, CY \leftarrow A + r$	× × ×
		r, A	2	4	ı	$r,CY\leftarrow r+A$	× × ×
		A, saddr	2	4	5	$A, CY \leftarrow A + (saddr)$	\times \times \times
		A, !addr16	3	8	9 + n	A, CY ← A + (addr16)	\times \times \times
		A, [HL]	1	4	5 + n	$A, CY \leftarrow A + (HL)$	× × ×
		A, [HL + byte]	2	8	9 + n	$A, CY \leftarrow A + (HL + byte)$	\times \times \times
		A, [HL + B]	2	8	9 + n	$A, CY \leftarrow A + (HL + B)$	\times \times \times
		A, [HL + C]	2	8	9 + n	$A, CY \leftarrow A + (HL + C)$	× × ×
	ADDC	A, #byte	2	4	ı	A, CY ← A + byte + CY	× × ×
		saddr, #byte	3	6	8	(saddr), $CY \leftarrow$ (saddr) + byte + CY	× × ×
		A, r	2	4	_	$A, CY \leftarrow A + r + CY$	× × ×
		r, A	2	4	-	$r,CY \leftarrow r + A + CY$	× × ×
		A, saddr	2	4	5	$A, CY \leftarrow A + (saddr) + CY$	× × ×
		A, !addr16	3	8	9 + n	A, CY ← A + (addr16) + CY	× × ×
		A, [HL]	1	4	5 + n	$A, CY \leftarrow A + (HL) + CY$	× × ×
		A, [HL + byte]	2	8	9 + n	A, CY ← A + (HL + byte) + CY	× × ×
		A, [HL + B]	2	8	9 + n	$A, CY \leftarrow A + (HL + B) + CY$	× × ×
		A, [HL + C]	2	8	9 + n	$A, CY \leftarrow A + (HL + C) + CY$	× × ×

- 2. When an area except the internal high-speed RAM area is accessed
- 3. Only when rp = BC, DE or HL
- **4.** Except "r = A"

- 2. This clock cycle applies to the internal ROM program.
- 3. n is the number of waits when the external memory expansion area is read.
- **4.** m is the number of waits when the external memory expansion area is written.

Instruction	Mnomonio	Operands	Putos	С	locks	Operation	F	Flag
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z.	AC CY
8-bit	SUB	A, #byte	2	4	-	A, CY ← A – byte	×	× ×
operation		saddr, #byte	3	6	8	(saddr), CY ← (saddr) – byte	×	× ×
		A, r	2	4	-	$A, CY \leftarrow A - r$	×	× ×
		r, A	2	4	ı	$r, CY \leftarrow r - A$	×	××
		A, saddr	2	4	5	$A, CY \leftarrow A - (saddr)$	×	× ×
		A, !addr16	3	8	9 + n	A, CY ← A − (addr16)	×	× ×
		A, [HL]	1	4	5 + n	$A, CY \leftarrow A - (HL)$	×	××
		A, [HL + byte]	2	8	9 + n	$A, CY \leftarrow A - (HL + byte)$	×	× ×
		A, [HL + B]	2	8	9 + n	$A, CY \leftarrow A - (HL + B)$	×	××
		A, [HL + C]	2	8	9 + n	$A, CY \leftarrow A - (HL + C)$	×	××
	SUBC	A, #byte	2	4	_	$A, CY \leftarrow A - byte - CY$	×	××
		saddr, #byte	3	6	8	(saddr), $CY \leftarrow$ (saddr) – byte – CY	×	××
		A, r	2	4	_	$A, CY \leftarrow A - r - CY$	×	××
		r, A	2	4	_	$r, CY \leftarrow r - A - CY$	×	××
		A, saddr	2	4	5	$A, CY \leftarrow A - (saddr) - CY$	×	××
		A, !addr16	3	8	9 + n	A, CY ← A − (addr16) − CY	×	××
		A, [HL]	1	4	5 + n	$A, CY \leftarrow A - (HL) - CY$	×	××
		A, [HL + byte]	2	8	9 + n	$A, CY \leftarrow A - (HL + byte) - CY$	×	××
		A, [HL + B]	2	8	9 + n	$A, CY \leftarrow A - (HL + B) - CY$	×	××
		A, [HL + C]	2	8	9 + n	$A, CY \leftarrow A - (HL + C) - CY$	×	××
	AND	A, #byte	2	4	_	$A \leftarrow A \land byte$	×	
		saddr, #byte	3	6	8	(saddr) ← (saddr) ∧ byte	×	
		A, r	2	4	_	$A \leftarrow A \wedge r$	×	
		r, A	2	4	_	$r \leftarrow r \wedge A$	×	
		A, saddr	2	4	5	$A \leftarrow A \wedge (saddr)$	×	
		A, !addr16	3	8	9 + n	A ← A ∧ (addr16)	×	
		A, [HL]	1	4	5 + n	$A \leftarrow A \wedge (HL)$	×	
		A, [HL + byte]	2	8	9 + n	$A \leftarrow A \wedge (HL + byte)$	×	
		A, [HL + B]	2	8	9 + n	A ← A ∧ (HL + B)	×	
		A, [HL + C]	2	8	9 + n	$A \leftarrow A \wedge (HL + C)$	×	

- 2. When an area except the internal high-speed RAM area is accessed
- **3.** Except "r = A"

- 2. This clock cycle applies to the internal ROM program.
- 3. n is the number of waits when the external memory expansion area is read.

Instruction	Mnemonic	Operands	Bytes	С	locks	Operation	Flag
Group	Milemonic	Operands	bytes	Note 1	Note 2	Operation	Z AC CY
8-bit	OR	A, #byte	2	4	-	$A \leftarrow A \lor byte$	×
operation		saddr, #byte	3	6	8	$(saddr) \leftarrow (saddr) \lor byte$	×
		A, r	2	4	ı	$A \leftarrow A \lor r$	×
		r, A	2	4	-	$r \leftarrow r \vee A$	×
		A, saddr	2	4	5	$A \leftarrow A \lor (saddr)$	×
		A, !addr16	3	8	9 + n	A ← A ∨ (addr16)	×
		A, [HL]	1	4	5 + n	$A \leftarrow A \lor (HL)$	×
		A, [HL + byte]	2	8	9 + n	$A \leftarrow A \lor (HL + byte)$	×
		A, [HL + B]	2	8	9 + n	$A \leftarrow A \lor (HL + B)$	×
		A, [HL + C]	2	8	9 + n	$A \leftarrow A \lor (HL + C)$	×
	XOR	A, #byte	2	4	_	A ← A ∨ byte	×
		saddr, #byte	3	6	8	(saddr) ← (saddr) v byte	×
		A, r	2	4	_	$A \leftarrow A \forall r$	×
		r, A	2	4	_	$r \leftarrow r + A$	×
		A, saddr	2	4	5	A ← A ₩ (saddr)	×
		A, !addr16	3	8	9 + n	A ← A ▽ (addr16)	×
		A, [HL]	1	4	5 + n	$A \leftarrow A \leftrightarrow (HL)$	×
		A, [HL + byte]	2	8	9 + n	A ← A → (HL + byte)	×
		A, [HL + B]	2	8	9 + n	$A \leftarrow A \neq (HL + B)$	×
		A, [HL + C]	2	8	9 + n	$A \leftarrow A + (HL + C)$	×
	СМР	A, #byte	2	4	_	A – byte	\times \times \times
		saddr, #byte	3	6	8	(saddr) - byte	\times \times \times
		A, r	2	4	_	A – r	\times \times \times
		r, A	2	4	_	r – A	\times \times \times
		A, saddr	2	4	5	A – (saddr)	\times \times \times
		A, !addr16	3	8	9 + n	A – (addr16)	\times \times \times
		A, [HL]	1	4	5 + n	A – (HL)	× × ×
		A, [HL + byte]	2	8	9 + n	A – (HL + byte)	× × ×
		A, [HL + B]	2	8	9 + n	A – (HL + B)	× × ×
		A, [HL + C]	2	8	9 + n	A – (HL + C)	× × ×

- 2. When an area except the internal high-speed RAM area is accessed
- **3.** Except "r = A"

- **2.** This clock cycle applies to the internal ROM program.
- 3. n is the number of waits when the external memory expansion area is read.

Instruction	Mnemonic	Operands	Bytes	С	locks	Operation		Flag	
Group	winemonic	Operands	bytes	Note 1	Note 2		Z	AC	CY
16-bit	ADDW	AX, #word	3	6	_	$AX, CY \leftarrow AX + word$	×	×	×
operation	SUBW	AX, #word	3	6	-	$AX,CY\leftarrowAX-word$	×	×	×
	CMPW	AX, #word	3	6	_	AX – word	×	×	×
Multiply/	MULU	X	2	16	_	$AX \leftarrow A \times X$			
divide	DIVUW	С	2	25	_	$AX\;(Quotient),C\;(Remainder) \leftarrow AX\;\dot{\cdot}\;C$			
Increment/	INC	r	1	2	_	$r \leftarrow r + 1$	×	×	
decrement		saddr	2	4	6	$(saddr) \leftarrow (saddr) + 1$	×	×	
	DEC	r	1	2	_	$r \leftarrow r - 1$	×	×	
		saddr	2	4	6	$(saddr) \leftarrow (saddr) - 1$	×	×	
	INCW	rp	1	4	_	rp ← rp + 1			
	DECW	rp	1	4	-	$rp \leftarrow rp - 1$			
Rotate	ROR	A, 1	1	2	_	(CY, A7 \leftarrow A0, Am – 1 \leftarrow Am) \times 1 time			×
	ROL	A, 1	1	2	_	(CY, $A_0 \leftarrow A_7$, $A_{m+1} \leftarrow A_m$) \times 1 time			×
	RORC	A, 1	1	2	-	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1 \text{ time}$			×
	ROLC	A, 1	1	2	_	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1 \text{ time}$			×
	ROR4	[HL]	2	10	12 + n + m	$A_{3-0} \leftarrow (HL)_{3-0}, (HL)_{7-4} \leftarrow A_{3-0},$ $(HL)_{3-0} \leftarrow (HL)_{7-4}$			
	ROL4	[HL]	2	10	12 + n + m	$A_{3-0} \leftarrow (HL)_{7-4}, (HL)_{3-0} \leftarrow A_{3-0},$ $(HL)_{7-4} \leftarrow (HL)_{3-0}$			
BCD	ADJBA		2	4	_	Decimal Adjust Accumulator after Addition	×	×	×
adjustment	ADJBS		2	4	_	Decimal Adjust Accumulator after Subtract	×	×	×
Bit	MOV1	CY, saddr.bit	3	6	7	$CY \leftarrow (saddr.bit)$			×
manipulate		CY, sfr.bit	3	_	7	$CY \leftarrow sfr.bit$			×
		CY, A.bit	2	4	_	$CY \leftarrow A.bit$			×
		CY, PSW.bit	3	_	7	$CY \leftarrow PSW.bit$			×
		CY, [HL].bit	2	6	7 + n	$CY \leftarrow (HL).bit$			×
		saddr.bit, CY	3	6	8	$(saddr.bit) \leftarrow CY$			
		sfr.bit, CY	3	_	8	$sfr.bit \leftarrow CY$			
		A.bit, CY	2	4	-	$A.bit \leftarrow CY$			
		PSW.bit, CY	3	_	8	$PSW.bit \leftarrow CY$	×	×	
		[HL].bit, CY	2	6	8 + n + m	$(HL).bit \leftarrow CY$			

- Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access
 - 2. When an area except the internal high-speed RAM area is accessed
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).
 - 2. This clock cycle applies to the internal ROM program.
 - 3. n is the number of waits when the external memory expansion area is read.
 - **4.** m is the number of waits when the external memory expansion area is written.

Instruction	Mnemonic	Operanda	Dutos	С	locks	Operation	Flag
Group	winemonic	Operands	Bytes	Note 1	Note 2	Operation	Z AC CY
Bit	AND1	CY, saddr.bit	3	6	7	$CY \leftarrow CY \land (saddr.bit)$	×
manipulate		CY, sfr.bit	3	-	7	$CY \leftarrow CY \land sfr.bit$	×
		CY, A.bit	2	4	_	$CY \leftarrow CY \land A.bit$	×
		CY, PSW.bit	3	-	7	$CY \leftarrow CY \land PSW.bit$	×
		CY, [HL].bit	2	6	7 + n	$CY \leftarrow CY \land (HL).bit$	×
	OR1	CY, saddr.bit	3	6	7	$CY \leftarrow CY \lor (saddr.bit)$	×
		CY, sfr.bit	3	_	7	$CY \leftarrow CY \lor sfr.bit$	×
		CY, A.bit	2	4	_	$CY \leftarrow CY \lor A.bit$	×
		CY, PSW.bit	3	_	7	$CY \leftarrow CY \lor PSW.bit$	×
		CY, [HL].bit	2	6	7 + n	$CY \leftarrow CY \lor (HL).bit$	×
	XOR1	CY, saddr.bit	3	6	7	$CY \leftarrow CY \forall (saddr.bit)$	×
		CY, sfr.bit	3	-	7	CY ← CY ∨ sfr.bit	×
		CY, A.bit	2	4	_	CY ← CY ₩ A.bit	×
		CY, PSW.bit	3	-	7	$CY \leftarrow CY \forall PSW.bit$	×
		CY, [HL].bit	2	6	7 + n	CY ← CY → (HL).bit	×
	SET1	saddr.bit	2	4	6	(saddr.bit) ← 1	
		sfr.bit	3	-	8	sfr.bit ← 1	
		A.bit	2	4	_	A.bit ← 1	
		PSW.bit	2	_	6	PSW.bit ← 1	× × ×
		[HL].bit	2	6	8 + n + m	(HL).bit ← 1	
	CLR1	saddr.bit	2	4	6	(saddr.bit) ← 0	
		sfr.bit	3	_	8	sfr.bit ← 0	
		A.bit	2	4	_	$A.bit \leftarrow 0$	
		PSW.bit	2	_	6	PSW.bit ← 0	× × ×
		[HL].bit	2	6	8 + n + m	$(HL).bit \leftarrow 0$	
	SET1	CY	1	2	_	CY ← 1	1
	CLR1	CY	1	2	_	CY ← 0	0
	NOT1	CY	1	2	_	$CY \leftarrow \overline{CY}$	×

2. When an area except the internal high-speed RAM area is accessed

- 2. This clock cycle applies to the internal ROM program.
- ${\bf 3.}\,$ n is the number of waits when the external memory expansion area is read.
- **4.** m is the number of waits when the external memory expansion area is written.

	Instruction	Mnemonic	Operands	Operands Bytes Clock Note 1 No		ocks	Operation	ı	Flag	
	Group	WITCHTOTIC	Ороганаз	Dytes	Note 1	Note 2	Operation	Z	AC	CY
	Call/return	CALL	!addr16	3	7	_	$(SP-1) \leftarrow (PC+3)H, (SP-2) \leftarrow (PC+3)L,$			
							$PC \leftarrow addr16, SP \leftarrow SP - 2$			
		CALLF	!addr11	2	5	_	$(SP-1) \leftarrow (PC+2)H, (SP-2) \leftarrow (PC+2)L,$			
							$PC_{15-11} \leftarrow 00001$, $PC_{10-0} \leftarrow addr11$, $SP \leftarrow SP - 2$			
		CALLT	[addr5]	1	6	_	$(SP - 1) \leftarrow (PC + 1)_{H}, (SP - 2) \leftarrow (PC + 1)_{L},$			
		PC _H ← (00000000, addr5 + 1),								
							PC _L ← (00000000, addr5),			
							SP ← SP – 2			
		BRK		1	6	_	$(SP-1) \leftarrow PSW, (SP-2) \leftarrow (PC+1)H,$			
							$(SP - 3) \leftarrow (PC + 1)L, PCH \leftarrow (003FH),$ $PCL \leftarrow (003EH), SP \leftarrow SP - 3, IE \leftarrow 0$			
		RET		1	6	_	$PCL \leftarrow (003EH), SP \leftarrow SP - 3, IE \leftarrow 0$ $PCH \leftarrow (SP + 1), PCL \leftarrow (SP),$			
		KEI		'	6	_	$SP \leftarrow SP + 2$			
		RETI		1	6	_	$PC_H \leftarrow (SP + 1), PC_L \leftarrow (SP),$	R	R	R
*	- -						$PSW \leftarrow (SP + 2), SP \leftarrow SP + 3$			
		RETB		1	6	_	$PC_H \leftarrow (SP + 1), PC_L \leftarrow (SP),$	R	R	R
							$PSW \leftarrow (SP + 2), SP \leftarrow SP + 3$			
	Stack	PUSH	PSW	1	2	_	(SP – 1) ← PSW, SP ← SP – 1			
	manipulate		rp	1	4	_	$(SP - 1) \leftarrow rp_H, (SP - 2) \leftarrow rp_L,$ $SP \leftarrow SP - 2$			
		POP	PSW	1	2	_	PSW ← (SP), SP ← SP + 1	R	R	R
			rp	1	4	_	$rpH \leftarrow (SP + 1), rpL \leftarrow (SP),$			
			,				SP ← SP + 2			
		MOVW	SP, #word	4	_	10	SP ← word			
			SP, AX	2	_	8	$SP \leftarrow AX$			
			AX, SP	2	-	8	$AX \leftarrow SP$			
	Unconditional	BR	!addr16	3	6	_	PC ← addr16			
	branch		\$addr16	2	6	=	PC ← PC + 2 + jdisp8			
			AX	2	8	_	$PCH \leftarrow A, PCL \leftarrow X$			
	Conditional branch	ВС	\$addr16	2	6	-	PC ← PC + 2 + jdisp8 if CY = 1			
		BNC	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$			
		BZ	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$			
		BNZ	\$addr16	2	6	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			

2. When an area except the internal high-speed RAM area is accessed

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).

2. This clock cycle applies to the internal ROM program.

Instruction	Mnemonic	Operando	Putos	С	locks	Operation	Flag
Group	Minemonic	Operands	Bytes	Note 1	Note 2	Operation	Z AC CY
Conditional	ВТ	saddr.bit, \$addr16	3	8	9	PC ← PC + 3 + jdisp8 if (saddr.bit) = 1	
branch		sfr.bit, \$addr16	4	_	11	PC ← PC + 4 + jdisp8 if sfr.bit = 1	
		A.bit, \$addr16	3	8	_	PC ← PC + 3 + jdisp8 if A.bit = 1	
		PSW.bit, \$addr16	3	_	9	PC ← PC + 3 + jdisp8 if PSW.bit = 1	
		[HL].bit, \$addr16	3	10	11 + n	$PC \leftarrow PC + 3 + jdisp8 if (HL).bit = 1$	
	BF	saddr.bit, \$addr16	4	10	11	$PC \leftarrow PC + 4 + jdisp8 \text{ if (saddr.bit)} = 0$	
		sfr.bit, \$addr16	4	-	11	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 0$	
		A.bit, \$addr16	3	8	-	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 0$	
		PSW.bit, \$addr16	4	_	11	$PC \leftarrow PC + 4 + jdisp8 \text{ if PSW. bit} = 0$	
		[HL].bit, \$addr16	3	10	11 + n	$PC \leftarrow PC + 3 + jdisp8 if (HL).bit = 0$	
	BTCLR	saddr.bit, \$addr16	4	10	12	PC ← PC + 4 + jdisp8 if (saddr.bit) = 1	
						then reset (saddr.bit)	
		sfr.bit, \$addr16	4	_	12	PC ← PC + 4 + jdisp8 if sfr.bit = 1	
						then reset sfr.bit	
		A.bit, \$addr16	3	8	_	$PC \leftarrow PC + 3 + \text{jdisp8 if A.bit} = 1$	
		D0/4/17: 0 11.40			40	then reset A.bit	
		PSW.bit, \$addr16	4	_	12	PC ← PC + 4 + jdisp8 if PSW.bit = 1 then reset PSW.bit	× × ×
		[HL].bit, \$addr16	3	10	12 + n + m	PC ← PC + 3 + jdisp8 if (HL).bit = 1 then reset (HL).bit	
	DBNZ	B, \$addr16	2	6	_	$B \leftarrow B - 1$, then $PC \leftarrow PC + 2 + jdisp8 \text{ if } B \neq 0$	
		C, \$addr16	2	6	_	$C \leftarrow C - 1$, then $PC \leftarrow PC + 2 + jdisp8 \text{ if } C \neq 0$	
		saddr, \$addr16	3	8	10	$(saddr) \leftarrow (saddr) - 1$, then PC \leftarrow PC + 3 + jdisp8 if $(saddr) \neq 0$	
CPU	SEL	RBn	2	4	_	RBS1, 0 ← n	
control	NOP		1	2	_	No Operation	
	EI		2	-	6	IE ← 1 (Enable Interrupt)	
	DI		2	-	6	IE ← 0 (Disable Interrupt)	
	HALT		2	6	_	Set HALT Mode	
	STOP		2	6	_	Set STOP Mode	

2. When an area except the internal high-speed RAM area is accessed

- 2. This clock cycle applies to the internal ROM program.
- **3.** n is the number of waits when the external memory expansion area is read.
- **4.** m is the number of waits when the external memory expansion area is written.

29.3 Instructions Listed by Addressing Type

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

Second Operand First Operand	#byte	A	r ^{Note}	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL+byte] [HL+B] [HL+C]		1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
В, С											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
Х													MULU
С													DIVUW

Note Except r = A

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

Second Operand	#word	AX	rp ^{Note}	sfrp	saddrp	!addr16	SP	None
First Operand								
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
гр	MOVW	MOVW ^{Note}						INCW DECW PUSH POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE, HL

(3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Second Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
First Operand								
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1	MOV1	MOV1	MOV1	MOV1			SET1
	AND1 OR1	AND1 OR1	AND1 OR1	AND1 OR1	AND1 OR1			CLR1 NOT1
	XOR1	XOR1	XOR1	XOR1	XOR1			

(4) Call instructions/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

Second Operand	AX	!addr16	!addr11	[addr5]	\$addr16
First Operand \					
Basic instruction	BR	CALL BR	CALLF	CALLT	BR BC BNC BZ BNZ
Compound instruction					BT BF BTCLR DBNZ

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

CHAPTER 30 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS, (A) GRADE PRODUCTS)

Target products: µPD780143, 780144, 780146, 780148, 78F0148, 780143(A), 780144(A), 780146(A), 780148(A), 78F0148(A)

Absolute Maximum Ratings (T_A = 25°C) (1/2)

Parameter	Symbol			Conditions	Ratings	Unit
Supply voltage	V _{DD}				-0.3 to +6.5	V
	EV _{DD}				-0.3 to +6.5	V
	REGC				-0.3 to +6.5	V
	Vss				-0.3 to +0.3	V
	EVss				-0.3 to +0.3	V
	AVREF				-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	AVss				-0.3 to +0.3	V
	V _{PP}	μPD78F0	148	, 78F0148(A) only, Note 2	-0.3 to +10.5	V
Input voltage	VII	to P33, P4	40 to	P10 to P17, P20 to P27, P30 to P47, P50 to P57, P60, P67, P70 to P77, P120, F, X1, X2, XT1, XT2, RESET	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	V ₁₂			N-ch open drain	-0.3 to +13	V
				On-chip pull-up resistor	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	Vıз	V _{PP} in flash programming mode (μPD78F0148, 78F0148(A) only)			-0.3 to +10.5	V
Output voltage	Vo				-0.3 to V _{DD} + 0.3 ^{Note 1}	V
Analog input voltage	Van				AVss $-$ 0.3 to AVREF + 0.3 $^{\text{Note 1}}$ and $-$ 0.3 to V _{DD} + 0.3 $^{\text{Note 1}}$	V
Output current, high	Іон	Per pin			-10	mA
		Total of all pins -60 mA	tal of P00 to P06, P40 to P47, P50 pins P57, P64 to P67, P70 to P77,		-30	mA
				0 to P17, P30 to P33, P120, 30, P140, P141	-30	mA

Note 1. Must be 6.5 V or lower. (See **Note 2** on the next page.)

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Absolute Maximum Ratings ($T_A = 25$ °C) (2/2)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, low	loL	Per pin P00 to P06, P10 to P17, P30 to P33, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P120, P130, P140 to P145		20	mA
			P60 to P63	30	mA
		Total of all pins 70 mA	P00 to P06, P40 to P47, P50 to P57, P60, P61, P64 to P67, P70 to P77, P142 to P145	35	mA
			P10 to P17, P30 to P33, P62, P63, P120, P130, P140, P141	35	mA
Operating ambient	TA	In norma	l operation mode	-40 to +85	°C
temperature		In flash r	nemory programming mode	-10 to +85	
Storage temperature	Tstg	'	143, 780144, 780146, 780148, A), 780144(A), 780146(A), 780148(A)	-65 to +150	°C
		μPD78F	0148, 78F0148(A)	-40 to +125	


Note 2. Make sure that the following conditions of the VPP voltage application timing are satisfied when the flash memory is written.

• When supply voltage rises

VPP must exceed VDD 10 μ s or more after VDD has reached the lower-limit value (2.7 V) of the operating voltage range (15 μ s if the supply voltage is dropped by the regulator) (see a in the figure below).

• When supply voltage drops

V_{DD} must be lowered 10 μ s or more after V_{PP} falls below the lower-limit value (2.7 V) of the operating voltage range of V_{DD} (see b in the figure below).



Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

X1 Oscillator Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Cond	ditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	V _{SS} X1 X2	Oscillation frequency (fxp) ^{Note 1}	When a capacitor is connected to the REGC pin Note 2	4.0 V ≤ V _{DD} < 5.5 V	2.0		8.38	MHz
	C1= C2=		When the REGC	$4.0~V \leq V_{DD} \leq 5.5~V$	2.0		10	MHz
	<i>m</i>		pin is connected	$3.3 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	2.0		8.38	
			directly to VDD	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 3.3 \text{ V}$	2.0		5.0	
Crystal resonator	V _{SS} X1 X2	Oscillation frequency (fxp) ^{Note 1}	When a capacitor is connected to the REGC pin Note 2	4.0 V ≤ V _{DD} < 5.5 V	2.0		8.38	MHz
	C1= C2=		When the REGC pin is connected	$4.0~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	2.0		10	MHz
				$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	2.0		8.38	
			directly to VDD	$2.7 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}$	2.0		5.0	
External		X1 input	4.0 V ≤ V _{DD} ≤ 5.5 V	,	2.0		10	MHz
clock ^{Note 3}	X1 X2	frequency (fxp) ^{Note 1}	3.3 V ≤ V _{DD} < 4.0 V	1	2.0		8.38	
			2.7 V ≤ V _{DD} < 3.3 V	1	2.0		5.0	
		X1 input high-	4.0 V ≤ V _{DD} ≤ 5.5 V	,	46		500	ns
	\vdash	/low-level width	3.3 V ≤ V _{DD} < 4.0 V	′	56		500	
		(txph, txpl)	2.7 V ≤ V _{DD} < 3.3 V		96		500	

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
 - **2.** When the REGC pin is connected to Vss via a capacitor (1 μ F: recommended).
 - 3. Connect the REGC pin directly to VDD.
- Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - · Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - Since the CPU is started by the Ring-OSC after reset is released, check the oscillation stabilization time of the X1 input clock using the oscillation stabilization time status register (OSTC). Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Ring-OSC Oscillator Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{AVREF} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$

Resonator	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
On-chip Ring-OSC oscillator	Oscillation frequency (fR)		120	240	480	kHz

Subsystem Clock Oscillator Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{AVREF} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT2 XT1 Rd C4 C3 T	Oscillation frequency (fxt) ^{Note}		32	32.768	35	kHz
External clock	XT2 XT1	XT1 input frequency (fxr) ^{Note}		32		38.5	kHz
	7	XT1 input high-/low-level width (txth, txtl)		12		15	μs

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. The subsystem clock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Recommended Oscillator Constants

Caution For the resonator selection of the μ PD780143(A), 780144(A), 780146(A), 780148(A), and 78F0148(A) and oscillator constants, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

(a) μ PD780143, 780144, 780146, 780148

X1 oscillation: Ceramic resonator ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Manufacturer	Part Number	SMD/	Frequency		mended	Os	cillation V	oltage Rai	nge	
		Lead	(MHz)	Circuit C	constants	Is Conn	apacitor ected to Pin ^{Note}	Conn	Pin Is ected to VDD	
				C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	MIN. (V)	MAX. (V)	
Murata Mfg.	CSTCC2M00G56-R0	SMD	2.00	Internal (47)	Internal (47)	4.0	5.5	2.7	5.5	
	CSTCR4M00G53-R0	SMD	4.00	Internal	Internal					
	CSTCR4M00G53U-R0			(15)	(15)					
	CSTLS4M00G53-B0	Lead								
	CSTLS4M00G53U-B0		, , , , , ,		` '					
	CSTCR4M19G53-R0	SMD								
	CSTCR4M19G53U-R0			(15)	(15)					
	CSTLS4M19G53-B0	Lead		Internal	Internal					
	CSTLS4M19G53U-B0			(15)	(15)					
	CSTCR4M91G53-R0	SMD	4.915	Internal	Internal (15)					
	CSTCR4M91G53U-R0			(15)						
	CSTLS4M91G53-B0	Lead		Internal						
	CSTLS4M91G53U-B0			(15)	(15)					
	CSTCR5M00G53-R0	SMD	5.00	Internal (15)	Internal					
	CSTCR5M00G53U-R0				(15)					
	CSTLS5M00G53-B0	Lead		Internal	Internal					
	CSTLS5M00G53U-B0			(15)	(15)					
	CSTCR6M00G53-R0	SMD	6.00	Internal	Internal	[
	CSTCR6M00G53U-R0			(15)	(15)					
	CSTLS6M00G53-B0	Lead		Internal	Internal					
	CSTLS6M00G53U-B0			(15)	(15)	(15)				
	CSTCE8M00G52-R0	SMD	8.00	Internal (10)	Internal (10)					
	CSTLS8M00G53-B0	Lead		Internal (15) (15)						
	CSTLS8M00G53U-B0									
l –	CSTCE10M0G52-R0	SMD	10.0	Internal (10)	Internal (10)	_	_			
	CSTLS10M0G53-B0	Lead		Internal	Internal]				
	CSTLS10M0G53U-B0			(15)	(15)					

Note When the REGC pin is connected to Vss via a capacitor (1 μ F: recommended).

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0/KF1 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

(b) μ PD78F0148

X1 oscillation: Ceramic resonator ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Manufacturer	Part Number	SMD/	Frequency	Recom	mended	Oso	cillation V	oltage Ra	nge		
		Lead	(MHz)	Circuit Constants		Circuit Constants		Is Conn	capacitor ected to Pin ^{Note}	Conn	Pin Is ected
				C1	C2	MIN.	MAX.	MIN.	MAX.		
				(pF)	(pF)	(V)	(V)	(V)	(V)		
Murata Mfg.	CSTCC2M00G56-R0	SMD	2.00	Internal (47)	Internal (47)	4.0	5.5	2.7	5.5		
	CSTCR4M00G55-R0	SMD	4.00	Internal	Internal						
	CSTCR4M00G55U-R0			(39)	(39)						
	CSTLS4M00G56-B0	Lead		Internal	Internal						
	CSTLS4M00G56U-B0			(47)	(47)						
	CSTCR4M19G55-R0	SMD	4.194	Internal	Internal						
	CSTCR4M19G55U-R0			(39)	(39)						
	CSTLS4M19G56-B0	Lead		Internal	Internal						
	CSTLS4M19G56U-B0			(47)							
	CSTCR4M91G53-R0	(15)	Internal								
	CSTCR4M91G53U-R0			(15)	(15)						
	CSTLS4M91G53-B0	Lead		Internal	Internal						
	CSTLS4M91G53U-B0			(15)	(15)						
	CSTCR5M00G53-R0	SMD	5.00	Internal	Internal						
	CSTCR5M00G53U-R0			(15) (15)	(15)						
	CSTLS5M00G53-B0	Lead		Internal (15)							
	CSTLS5M00G53U-B0										
	CSTCR6M00G53-R0	SMD	6.00	Internal Internal							
	CSTCR6M00G53U-R0			(15)	(15)						
	CSTLS6M00G53-B0	Lead		Internal	Internal						
	CSTLS6M00G53U-B0			(15)	(15)						
	CSTCE8M00G52-R0	SMD	8.00	Internal (10)	Internal (10)						
	CSTLS8M00G53-B0	Lead		Internal	Internal						
	CSTLS8M00G53U-B0			(15)	(15)						
	CSTCE10M0G52-R0	SMD	10.0	Internal (10)	Internal (10)	_	_				
	CSTLS10M0G53-B0	Lead		Internal	Internal	1					
	CSTLS10M0G53U-B0			(15)	(15)						

Note When the REGC pin is connected to Vss via a capacitor (1 μ F: recommended).

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0/KF1 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

DC Characteristics (1/4) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \leq \text{V}_{DD} = \text{EV}_{DD} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{AV}_{REF} \leq \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	C	Condition	s	MIN.	TYP.	MAX.	Unit
Output current, high	Іон	Per pin 4.0 V ≤ V _{DD} ≤ 5.5 \					-5	mA
		Total of P10 to P17, P30 to P33, P120, P130, P140, P141		$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$			-25	mA
		P47, P50 to P57, P6	Total of P00 to P06, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P142 to P145				-25	mA
		All pins		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			-10	mA
Output current, low	Іоь	Per pin for P00 to P1 to P17, P30 to P33, P47, P50 to P57, P6 P67, P70 to P77, P1 P130, P140 to P145	P40 to 64 to 120,	4.0 V ≤ V _{DD} ≤ 5.5 V			10	mA
		Per pin for P60 to P	63	4.0 V ≤ V _{DD} ≤ 5.5 V			15	mA
		Total of P10 to P17, P30 to P33, P62, P63, P120, P130, P140, P141		4.0 V ≤ V _{DD} ≤ 5.5 V			30	mA
		Total of P00 to P06, P40 to P47, P50 to P57, P60, P61, P64 to P67, P70 to P77, P142 to P145		4.0 V ≤ V _{DD} ≤ 5.5 V			30	mA
		All pins		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			10	mA
Input voltage, high	V _{IH1}	P12, P13, P15, P40 P67, P144, P145	0.7V _{DD}		V _{DD}	V		
	V _{IH2}	P00 to P06, P10, P1 P33, P70 to P77, P1	0.8V _{DD}		V _{DD}	V		
	V _{IH3}	P20 to P27 ^{Note}	0.7AVREF		AVREF	V		
	V _{IH4}	P60, P61	0.7V _{DD}		V _{DD}	V		
	V _{IH5}	On-chi		pen drain	0.7V _{DD}		12	V
				o pull-up resistor ROM version only)	0.7V _{DD}		V _{DD}	V
	VIH6	X1, X2, XT1, XT2	V _{DD} - 0.5		V _{DD}	V		
Input voltage, low	V _{IL1}	P12, P13, P15, P40 P67, P144, P145	0		0.3V _{DD}	V		
	V _{IL2}	P00 to P06, P10, P1 P33, P70 to P77, P1	0		0.2V _{DD}	V		
	VIL3	P20 to P27 ^{Note}	0		0.3AVREF	V		
	VIL4	P60, P61			0		0.3V _{DD}	V
	VIL5	P62, P63			0		0.3V _{DD}	V
	VIL6	X1, X2, XT1, XT2					0.4	V

Note When used as digital input ports, set AVREF = VDD.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (2/4)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{AV}_{REF} \le V_{DD}, V_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditio	ns	MIN.	TYP.	MAX.	Unit
Output voltage, high	Voн Total of P10 t to P33, P120, P140, P141 loн = -25 mA		0, P130,	0, P130, loн = -5 mA				V
				$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ IOH = -5 mA	V _{DD} – 1.0			V
		I он = -100μ	ιA	2.7 V ≤ V _{DD} < 4.0 V	V _{DD} - 0.5			V
Output voltage, low	Vol1			$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{IoL} = 10 \text{ mA}$			1.3	V
		to P47, P50		4.0 V ≤ V _{DD} ≤ 5.5 V, I _{OL} = 10 mA			1.3	V
		IoL = 400 μΑ	١	$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			0.4	V
	V _{OL2}			$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ IoL = 15 mA			2.0	V
Input leakage current, high	Ішн1	Vi = Vdd P00 to P06, P10 to P17, P30 to P33, P40 to P47, P50 to P57, P60, P61, P64 to P67, P70 to P77, P120, P140 to P145, RESET				3	μΑ	
		VI = AVREF	P20 to P27				3	μΑ
	ILIH2	Vı = Vdd	X1, X2 ^{Note 1} , XT			20	μΑ	
	Інз	Vı = 12 V	P62, P63 (N-c			3	μΑ	
Input leakage current, low	ILIL1	V1 = 0 V	P27, P30 to P to P57, P60, F	10 to P17, P20 to 33, P40 to P47, P50 P61, P64 to P67, P70 P140 to P145,			-3	μΑ
	ILIL2	X1, X2 ^{Note 1} , XT1, XT2 ^{Note 1}		1, XT2 ^{Note 1}			-20	μΑ
	ILIL3	P62, P63 (N-ch open drain)		h open drain)			-3 ^{Note 2}	μΑ
Output leakage current, high	Ісон	Vo = VDD	•				3	μΑ
Output leakage current, low	ILOL	Vo = 0 V					-3	μΑ
Pull-up resistance value	R∟	Vı = 0 V			10	30	100	kΩ
V _{PP} supply voltage (μPD78F0148, 78F0148(A) only)	V _{PP1}	In normal or	peration mode		0		0.2V _{DD}	V

- **Notes 1.** When the inverse level of X1 is input to X2 and the inverse level of XT1 is input to XT2.
 - 2. If there is no on-chip pull-up resistor for P62 and P63 (specified by a mask option) and if port 6 has been set to input mode when a read instruction is executed to read from port 6, a low-level input leakage current of up to -45μ A flows during only one cycle. At all other times, the maximum leakage current is -3μ A.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (3/4): μ PD78F0148, 78F0148(A) (T_A = -40 to +85°C, 2.7 V \leq V_{DD} = EV_{DD} \leq 5.5 V, 2.7 V \leq AV_{REF} \leq V_{DD}, V_{SS} = EV_{SS} = AV_{SS} = 0 V)

Parameter	Symbol		Condition	S	MIN.	TYP.	MAX.	Unit
Supply	I _{DD1}	X1 crystal	fxp = 10 MHz	When A/D converter is stopped		14.0	26.2	mA
current ^{Note 1}		oscillation operating mode ^{Note 2}	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Notes 3, 7}}$	When A/D converter is operating ^{Note 9}		15.0	28.2	mA
		mede	fxp = 8.38 MHz	When A/D converter is stopped		8.4	15.8	mA
			$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Notes 3.8}}$ When A/D converter is operating Note 9			9.4	17.8	mA
			fxp = 5 MHz	When A/D converter is stopped		4.6	8.2	mA
			$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note 3}}$	When A/D converter is operating Note 9		5.2	9.4	mA
	I _{DD2}	X1 crystal	fxp = 10 MHz	When peripheral functions are stopped		2.0	4.0	mA
		oscillation HALT mode	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 7}}$	When peripheral functions are operating			9.9	mA
			$f_{XP} = 8.38 \text{ MHz}$ $V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 8}}$	When peripheral functions are stopped		1	2	mA
			VDD = 5.0 V ±10%	When peripheral functions are operating			6.85	mA
			$f_{XP} = 5 \text{ MHz}$ $V_{DD} = 3.0 \text{ V} \pm 10\%$	When peripheral functions are stopped		0.44	0.88	mA
				When peripheral functions are operating			2.6	mA
	Ring-OSC operating mode ^{Note 4}	$V_{DD} = 5.0 \text{ V} \pm 10\%$			0.53	2.12	mA	
		$V_{DD} = 3.0 \text{ V} \pm 10\%$			0.40	1.60	mA	
	I _{DD4} 32.768 kHz		V _{DD} = 5.0 V ±10%			130	260	μΑ
	opera	crystal oscillation operating mode ^{Notes 4, 6}	$V_{DD} = 3.0 \text{ V} \pm 10\%$			98	196	μΑ
	IDDS 32.768 kHz crystal oscillation HALT mode ^{Notes 4, 6}		$V_{DD} = 5.0 \text{ V} \pm 10\%$			20	40	μΑ
			$V_{DD} = 3.0 \text{ V} \pm 10\%$			6	12	μΑ
	I _{DD6}	STOP mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$	POC: OFF, RING: OFF		0.1	30	μΑ
				POC: OFF, RING: ON		14	58	μΑ
				POC: ON ^{Note 5} , RING: OFF		3.5	35.5	μΑ
				POC: ON ^{Note 5} , RING: ON		17.5	63.5	μΑ
			$V_{DD} = 3.0 \text{ V} \pm 10\%$	POC: OFF, RING: OFF		0.05	10	μΑ
				POC: OFF, RING: ON		7.5	25	μΑ
				POC: ON ^{Note 5} , RING: OFF		3.5	15.5	μΑ
				POC: ON ^{Note 5} , RING: ON		11	30.5	μΑ

Notes 1. Total current flowing through the internal power supply (VDD). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).

- 2. IDD1 includes peripheral operation current.
- 3. When PCC = 00H.
- 4. When X1 oscillator is stopped.
- **5.** Including when LVIE (bit 4 of LVIM) = 1 in the μ PD78F0148M1, 78F0148M2, 78F0148M1(A), and 78F0148M2(A).
- **6.** When the μ PD78F0148M1, 78F0148M2, 78F0148M1(A), and 78F0148M2(A) (including LVIE = 0) are selected and Ring-OSC oscillation is stopped.
- 7. When the REGC pin is connected directly to VDD.
- **8.** When the REGC pin is connected to Vss via a capacitor (1 μ F: recommended).
- 9. Including the current that flows through the AVREF pin.

DC Characteristics (4/4): μ PD780143, 780144, 780146, 780148, 780143(A), 780144(A), 780146(A), 780148(A) (T_A = -40 to +85°C, 2.7 V \leq V_{DD} = EV_{DD} \leq 5.5 V, 2.7 V \leq AV_{REF} \leq V_{DD}, V_{SS} = EV_{SS} = AV_{SS} = 0 V)

Parameter	Symbol		Condition	S	MIN.	TYP.	MAX.	Unit
Supply	I _{DD1}	X1 crystal	$f_{XP} = 10 \text{ MHz}$	When A/D converter is stopped		7.7	15.4	mA
current ^{Note 1}	o	oscillation operating	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Notes 3, 7}}$	When A/D converter is operating ^{Note 9}		8.7	17.4	mA
		mode ^{Note 2}	$f_{XP} = 8.38 \text{ MHz}$	When A/D converter is stopped		4.3	9.5	mA
			$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Notes 3, 8}}$	When A/D converter is operating ^{Note 9}		5.3	11.5	mA
			fxp = 5 MHz	When A/D converter is stopped		2.2	4.4	mA
			$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note 3}}$	When A/D converter is operating ^{Note 9}		2.8	5.6	mA
	I _{DD2}	X1 crystal	fxp = 10 MHz	When peripheral functions are stopped		1.7	3.4	mA
		oscillation HALT mode	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 7}}$	When peripheral functions are operating			8.1	mA
			$f_{XP} = 8.38 \text{ MHz}$	When peripheral functions are stopped		0.85	1.71	mA
			$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 8}}$	When peripheral functions are operating			5.59	mA
			$f_{XP} = 5 \text{ MHz}$	When peripheral functions are stopped		0.33	0.66	mA
			$V_{DD} = 3.0 \text{ V} \pm 10\%$			2	mA	
	I _{DD3}	IDD3 Ring-OSC	$V_{DD} = 5.0 \text{ V} \pm 10\%$			0.28	1.12	mA
		operating mode ^{Note 4}	$V_{DD} = 3.0 \text{ V} \pm 10\%$			0.17	0.68	mA
	IDD4 32.768 kHz crystal oscillation operating mode Notes 4, 6	32.768 kHz	$V_{DD} = 5.0 \text{ V} \pm 10\%$			38	76	μΑ
			$V_{DD} = 3.0 \text{ V} \pm 10\%$			17	34	μΑ
	32.768 kHz crystal oscillation HALT mode ^{Notes 4, 6}		$V_{DD} = 5.0 \text{ V} \pm 10\%$			20	40	μΑ
			V _{DD} = 3.0 V ±10%			6	12	μΑ
	I _{DD6}	STOP mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$	POC: OFF, RING: OFF		0.1	30	μΑ
				POC: OFF, RING: ON		14	58	μΑ
				POC: ON ^{Note 5} , RING: OFF		3.5	35.5	μΑ
				POC: ON ^{Note 5} , RING: ON		17.5	63.5	μΑ
			$V_{DD} = 3.0 \text{ V} \pm 10\%$	POC: OFF, RING: OFF		0.05	10	μΑ
				POC: OFF, RING: ON		7.5	25	μΑ
				POC: ON ^{Note 5} , RING: OFF		3.5	15.5	μΑ
				POC: ON ^{Note 5} , RING: ON		11	30.5	μΑ

Notes 1. Total current flowing through the internal power supply (VDD). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).

- 2. IDD1 includes peripheral operation current.
- 3. When PCC = 00H.
- 4. When X1 oscillator is stopped.
- **5.** Including when LVIE (bit 4 of LVIM) = 1 with POC-OFF selected by a mask option.
- 6. When POC-OFF (including LVIE = 0) is selected by a mask option and Ring-OSC oscillation is stopped.
- 7. When the REGC pin is connected directly to VDD.
- **8.** When the REGC pin is connected to Vss via a capacitor (1 μ F: recommended).
- **9.** Including the current that flows through the AVREF pin.

AC Characteristics

(1) Basic operation

(TA = -40 to +85°C, 2.7 V \leq VDD = EVDD \leq 5.5 V, 2.7 V \leq AVREF \leq VDD, Vss = EVss = AVss = 0 V)


Parameter	Symbol	Conditions					TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	Тсч	system	X1 input	' -	$4.0~V \leq V_{DD} \leq 5.5~V$	0.238		16	μS
			clock		$4.0~V \leq V_{DD} \leq 5.5~V$	0.2		16	μS
		clock operation			$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	0.238		16	μS
		oporation			$2.7 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}$	0.4		16	μS
			Ring-OSC clock			4.17	8.33	16.67	μS
		Subsystem clock operation					122	125	μS
TI000, TI010, TI001 ^{Note 3} , TI011 ^{Note 3} input high-level width,	tтіно, tтіLo	$4.0~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$				2/f _{sam} + 0.1 Note 4			μs
low-level width		2.7 V ≤ V _{DD} < 4.0 V				2/f _{sam} + 0.2 ^{Note 4}			μs
TI50, TI51 input frequency	f T15	$4.0~V \le V_{DD} \le 5.5~V$					10	MHz	
		2.7 V ≤ V _{DD} < 4.0 V						5	MHz
TI50, TI51 input high-level width,	t тін5,	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$				50			ns
low-level width	t TIL5	2.7 V ≤ V _{DD} < 4.0 V							ns
Interrupt input high-level width, low-level width	tinth, tintl								μs
Key return input low-level width	t kr	$4.0~V \leq V_{DD} \leq 5.5~V$			50			ns	
		2.7 V ≤ V _{DD} < 4.0 V				100	_		ns
RESET low-level width	trsl					10			μS

Notes 1. When the REGC pin is connected to Vss via a capacitor (1 μ F: recommended).


- 2. When the REGC pin is connected directly to VDD.
- **3.** μ PD780146, 780148, 78F0148, 780146(A), 780148(A), and 78F0148(A) only.
- **4.** Selection of f_{sam} = f_{xP}, f_{xP}/4, f_{xP}/256, or f_{xP}, f_{xP}/16, f_{xP}/64 is possible using bits 0 and 1 (PRM000, PRM001 or PRM010, PRM011) of prescaler mode registers 00 and 01 (PRM00, PRM01). Note that when selecting the Tl000 or Tl001 valid edge as the count clock, f_{sam} = f_{xP}.

Tcy vs. Vdd (X1 Input Clock Operation)

(a) When REGC pin is connected to Vss via capacitor (1 μ F: recommended)



(b) When REGC pin is connected directly to VDD



(2) Read/write operation

(TA = -40 to +85°C, 2.7 V \leq VDD = EVDD \leq 5.5 V, 2.7 V \leq AVREF \leq VDD, Vss = EVss = AVss = 0 V)

(1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASTB high-level width	tasth		0.3tcy		ns
Address setup time	tads		20		ns
Address hold time	tadh		6		ns
Data input time from address	t _{ADD1}			(2 + 2n)tcy - 54	ns
	tADD2			(3 + 2n)tcy - 60	ns
Address output time from $\overline{RD} \!\!\downarrow$	trdad		0	100	ns
Data input time from RD↓	t _{RDD1}			(2 + 2n)tcy - 87	ns
	tRDD2			(3 + 2n)tcy - 93	ns
Read data hold time	t RDH		0		ns
RD low-level width	trdL1		(1.5 + 2n)tcy - 33		ns
	trdl2		(2.5 + 2n)tcy - 33		ns
Input time from $\overline{RD} \downarrow$ to $\overline{WAIT} \downarrow$	trdwt1			tcy - 43	ns
	trdwt2			tcy - 43	ns
Input time from $\overline{WR}\!\downarrow$ to $\overline{WAIT}\!\downarrow$	twrwt			tcy - 25	ns
WAIT low-level width	t wTL		(0.5 + 2n)tcy + 10	(2 + 2n)tcy	ns
Write data setup time	twos		60		ns
Write data hold time	twoH		6		ns
WR low-level width	twrL1		(1.5 + 2n)tcy - 15		ns
Delay time from ASTB \downarrow to $\overline{\text{RD}} \downarrow$	tastrd		6		ns
Delay time from ASTB↓ to WR↓	tastwr		2tcy – 15		ns
Delay time from RD↑ to ASTB↑ at external fetch	trdast		0.8tcy - 15	1.2tcy	ns
Address hold time from RD↑ at external fetch	trdadh		0.8tcy - 15	1.2tcy + 30	ns
Write data output time from RD↑	trdwd		40		ns
Write data output time from $\overline{\mathrm{WR}} \downarrow$	twrwd		10	60	ns
Address hold time from WR↑	twradh		0.8tcy – 15	1.2tcy + 30	ns
Delay time from WAIT↑ to RD↑	twtrd		0.8tcy	2.5tcy + 25	ns
Delay time from WAIT↑ to WR↑	twrwr		0.8tcy	2.5tcy + 25	ns

Caution Tcy can only be used at 0.238 μ s (MIN).

Remarks 1. tcy = Tcy/4

- **2.** n indicates the number of waits.
- **3.** $C_L = 100$ pF (C_L indicates the load capacitance of the AD0 to AD7, A8 to A15, \overline{RD} , \overline{WR} , \overline{WAIT} , and ASTB pins.)

(2) Read/write operation

(TA = -40 to +85°C, 2.7 V \leq VDD = EVDD \leq 5.5 V, 2.7 V \leq AVREF \leq VDD, Vss = EVss = AVss = 0 V)

(2/2)

	1				(2/2
Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASTB high-level width	tasth		0.3tcy		ns
Address setup time	tads		30		ns
Address hold time	tadh		10		ns
Input time from address to data	tADD1			(2 + 2n)tcy - 108	ns
	tADD2			(3 + 2n)tcy - 120	ns
Output time from $\overline{RD} \downarrow$ to address	trdad		0	200	ns
Input time from $\overline{RD} \downarrow$ to data	trdd1			(2 + 2n)tcy - 148	ns
	tRDD2			(3 + 2n)tcy - 162	ns
Read data hold time	trdh		0		ns
RD low-level width	trdL1		(1.5 + 2n)tcy - 40		ns
	trdl2		(2.5 + 2n)tcy - 40		ns
Input time from $\overline{RD} \downarrow$ to $\overline{WAIT} \downarrow$	trdwT1			tcy - 75	ns
	trdwt2			tcy - 60	ns
Input time from $\overline{\mathrm{WR}}\!\downarrow$ to $\overline{\mathrm{WAIT}}\!\downarrow$	twrwt			tcy - 50	ns
WAIT low-level width	twTL		(0.5 + 2n)tcy + 10	(2 + 2n)tcy	ns
Write data setup time	twos		60		ns
Write data hold time	twoн		10		ns
WR low-level width	twrL1		(1.5 + 2n)tcy - 30		ns
Delay time from ASTB↓ to RD↓	tastrd		10		ns
Delay time from ASTB \downarrow to $\overline{\text{WR}}\downarrow$	tastwr		2tcy - 30		ns
Delay time from RD↑ to ASTB↑ at external fetch	trdast		0.8tcy - 30	1.2tcy	ns
Hold time from \overline{RD} to address at external fetch	trdadh		0.8tcy - 30	1.2tcy + 60	ns
Write data output time from RD↑	trowd		40		ns
Write data output time from $\overline{\mathrm{WR}} \!\!\downarrow$	twrwd		20	120	ns
Hold time from WR↑ to address	twradh		0.8tcy - 30	1.2tcy + 60	ns
Delay time from WAIT↑ to RD↑	twtrd		0.5tcy	2.5tcy + 50	ns
Delay time from WAIT↑ to WR↑	twrwr		0.5tcy	2.5tcy + 50	ns
	-		•		

Caution Tcy can only be used at 0.4 μ s (MIN).

Remarks 1. tcy = Tcy/4

- 2. n indicates the number of waits.
- **3.** $C_L = 100$ pF (C_L indicates the load capacitance of the AD0 to AD7, A8 to A15, \overline{RD} , \overline{WR} , \overline{WAIT} , and ASTB pins.)

(3) Serial interface

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$

(a) UART mode (UART6, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps

(b) UART mode (UART0, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps

(c) 3-wire serial I/O mode (master mode, SCK1n... internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1n cycle time	tkcy1	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	200			ns
		3.3 V ≤ V _{DD} < 4.0 V	240			ns
		2.7 V ≤ V _{DD} < 3.3 V	400			ns
SCK1n high-/low-level width	tĸнı,		tксү1/2 – 10			ns
	t KL1					
SI1n setup time (to SCK1n↑)	tsik1		30			ns
SI1n hold time (from SCK1n↑)	tksi1		30			ns
Delay time from SCK1n↓ to SO1n output	tkso1	C = 100 pF ^{Note}			30	ns

Note C is the load capacitance of the SCK1n and SO1n output lines.

(d) 3-wire serial I/O mode (slave mode, SCK1n... external clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1n cycle time	tkcy2		400			ns
SCK1n high-/low-level width	t кн2,		tксү2/2			ns
	t _{KL2}					
SI1n setup time (to SCK1n↑)	tsık2		80			ns
SI1n hold time (from SCK1n↑)	tksi2		50			ns
Delay time from SCK1n↓ to SO1n output	tkso2	C = 100 pF ^{Note}			120	ns

Note C is the load capacitance of the SO1n output line.

Remark n = 0: μ PD780143, 780144, 780143(A), 780144(A)

n = 0, 1: μ PD780146, 780148, 78F0148, 780146(A), 780148(A), 78F0148(A)

(e) 3-wire serial I/O mode with automatic transmit/receive function (SCKA0... internal clock output)

Parameter	Symbol	Со	nditions	MIN.	TYP.	MAX.	Unit
SCKA0 cycle time	t ксүз	4.0 V ≤ V _{DD} ≤	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$				ns
		2.7 V ≤ V _{DD} <					ns
SCKA0 high-/low-level width	tтнз, tтьз	4.0 V ≤ V _{DD} ≤	5.5 V	tксүз/2 – 50			ns
		2.7 V ≤ V _{DD} <	4.0 V	tксүз/2 – 100			ns
SIA0 setup time (to SCKA0↑)	tsık3			100			ns
SIA0 hold time (from SCKA0↑)	tksi3			300			ns
Delay time from SCKA0↓ to SOA0	tkso3	C = 100 pF ^{Note}	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$			200	ns
output			2.7 V ≤ V _{DD} < 4.0 V			300	
Time from SCKA0↑ to STB0↑	tsbd			tксүз/2 – 100			ns
Strobe signal high-level width	tsbw	4.0 V ≤ V _{DD} ≤	5.5 V	tксүз – 30			ns
		2.7 V ≤ V _{DD} <	4.0 V	tксүз – 60			ns
Busy signal setup time (to busy signal detection timing)	tBYS			100			ns
Busy signal hold time (from busy	tвүн	4.0 V ≤ V _{DD} ≤	5.5 V	100			ns
signal detection timing)		2.7 V ≤ V _{DD} < 4.0 V		150			ns
Time from busy inactive to SCKA0↓	tsps					2tксүз	ns


Note C is the load capacitance of the SCKA0 and SOA0 output lines.

(f) 3-wire serial I/O mode with automatic transmit/receive function (SCKA0 ... external clock input)


Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
SCKA0 cycle time	tkcy4	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$		600			ns
				1200			ns
SCKA0 high-/low-level width	tkH4, tkL4	4.0 V ≤ V _{DD} ≤ 5.5 V		300			ns
		2.7 V ≤ V _{DD} < 4.0 V		600			ns
SIA0 setup time (to SCKA0↑)	tsik4			100			ns
SIA0 hold time (from SCKA0↑)	tksi4			300			ns
Delay time from SCKA0↓ to SOA0	tkso4	C = 100 pF ^{Note}	$4.0~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$			200	ns
output			2.7 V ≤ V _{DD} < 4.0 V			300	ns
SCKA0 rise/fall time	tr4, tr4	When external device expansion function is used				120	ns
		When externation is no	al device expansion t used			1000	ns

Note C is the load capacitance of the SOA0 output line.


AC Timing Test Points (Excluding X1 Input)




Clock Timing




TI Timing






Interrupt Request Input Timing




Note μ PD780146, 780148, 78F0148, 780146(A), 780148(A), and 78F0148(A) only.

RESET Input Timing




Read/Write Operation


External fetch (no wait):




External fetch (wait insertion):



External data access (no wait):




External data access (wait insertion):



Serial Transfer Timing

3-wire serial I/O mode:




Remark m = 1, 2


n = 0: μ PD780143, 780144, 780143(A), 780144(A)

 $\mathsf{n} = \mathsf{0}, \ \mathsf{1} \colon \mu \mathsf{PD780146}, \ \mathsf{780148}, \ \mathsf{78F0148}, \ \mathsf{780146}(\mathsf{A}), \ \mathsf{780148}(\mathsf{A}), \ \mathsf{78F0148}(\mathsf{A})$

3-wire serial I/O mode with automatic transmit/receive function:



3-wire serial I/O mode with automatic transmit/receive function (busy processing):



Note The signal is not actually driven low here; it is shown as such to indicate the timing.

A/D Converter Characteristics

(Ta = -40 to +85°C, 2.7 V \leq Vdd = EVdd \leq 5.5 V, 2.7 V \leq AVREF \leq Vdd, Vss = EVss = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Notes 1, 2}		4.0 V ≤ AV _{REF} ≤ 5.5 V		±0.2	±0.4	%FSR
		2.7 V ≤ AV _{REF} < 4.0 V		±0.3	±0.6	%FSR
Conversion time	tconv	4.0 V ≤ AV _{REF} ≤ 5.5 V	14		100	μs
		2.7 V ≤ AV _{REF} < 4.0 V	17		100	μs
Zero-scale error ^{Notes 1, 2}		4.0 V ≤ AV _{REF} ≤ 5.5 V			±0.4	%FSR
		2.7 V ≤ AV _{REF} < 4.0 V			±0.6	%FSR
Full-scale error ^{Notes 1, 2}		4.0 V ≤ AV _{REF} ≤ 5.5 V			±0.4	%FSR
		2.7 V ≤ AV _{REF} < 4.0 V			±0.6	%FSR
Integral non-linearity error ^{Note 1}		4.0 V ≤ AV _{REF} ≤ 5.5 V			±2.5	LSB
		2.7 V ≤ AV _{REF} < 4.0 V			±4.5	LSB
Differential non-linearity error Note 1		4.0 V ≤ AV _{REF} ≤ 5.5 V			±1.5	LSB
		2.7 V ≤ AV _{REF} < 4.0 V			±2.0	LSB
Analog input voltage	VIAN		AVss		AVREF	V

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.


POC Circuit Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V _{POC0}	Mask option = 3.5 V ^{Note 1}	3.3	3.5	3.7	V
	V _{POC1}	Mask option = 2.85 V ^{Note 2}	2.7	2.85	3.0	V
Power supply rise time	tртн	Vpd: $0 \text{ V} \rightarrow 2.7 \text{ V}$	0.0015			ms
		Vpp: 0 V → 3.3 V	0.002			ms
Response delay time 1 ^{Note 3}	t РТHD	When power supply rises, after reaching detection voltage (MAX.)			3.0	ms
Response delay time 2 ^{Note 3}	t PD	When V _{DD} falls			1.0	ms
Minimum pulse width	tpw		0.2			ms

Notes 1. When flash memory version μ PD78F0148M5, 78F0148M6, 78F0148M5(A), or 78F0148M6(A) is used

- **2.** When flash memory version μ PD78F0148M3, 78F0148M4, 78F0148M3(A), or 78F0148M4(A) is used
- 3. Time required from voltage detection to reset release.

POC Circuit Timing



550

LVI Circuit Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVIO		4.1	4.3	4.5	V
	V _L VI1		3.9	4.1	4.3	V
	V _{LVI2}		3.7	3.9	4.1	V
	VLVI3		3.5	3.7	3.9	V
	V _L VI4		3.3	3.5	3.7	V
	V _L VI5		3.15	3.3	3.45	V
	V _L VI6		2.95	3.1	3.25	V
Response time ^{Note 1}	t LD			0.2	2.0	ms
Minimum pulse width	tuw		0.2			ms
Reference voltage stabilization wait time ^{Note 2}	t LWAIT0			0.5	2.0	ms
Operation stabilization wait time Note 3	t LWAIT1			0.1	0.2	ms

- Notes 1. Time required from voltage detection to interrupt output or internal reset output.
 - 2. Time required from setting LVIE to 1 to reference voltage stabilization when POC-OFF is selected by the POC mask option (when flash memory version μ PD78F0148M1, 78F0148M2, 78F0148M1(A), or 78F0148M2(A) is used).
 - **3.** Time required from setting LVION to 1 to operation stabilization.

Remarks 1. VLVI0 > VLVI1 > VLVI2 > VLVI3 > VLVI4 > VLVI5 > VLVI6

2. $V_{POCn} < V_{LVIm}$ (n = 0 and 1, m = 0 to 6)

LVI Circuit Timing



Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V _{DDDR}	When POC-OFF is selected by mask option ^{Note}	1.6		5.5	٧
Release signal set time	tsrel		0		·	μs

Note When flash memory version μ PD78F0148M1, 78F0148M2, 78F0148M1(A), or 78F0148M2(A) is used

Flash Memory Programming Characteristics: μ PD78F0148, 78F0148(A) (T_A = +10 to +60°C, 2.7 V \leq V_{DD} = EV_{DD} \leq 5.5 V, 2.7 V \leq AV_{REF} \leq V_{DD}, V_{SS} = EV_{SS} = AV_{SS} = 0 V)

(1) Write erase characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{PP} supply voltage	V _{PP2}	During flash memory programming	9.7	10.0	10.3	V
V _{DD} supply current	IDD	When $V_{PP} = V_{PP2}$, $f_{XP} = 10$ MHz, $V_{DD} = 5.5$ V			37	mA
VPP supply current	I PP	VPP = VPP2			100	mA
Step erase time ^{Note 1}	Ter		0.199	0.2	0.201	s
Overall erase time ^{Note 2}	Tera	When step erase time = 0.2 s			20	s/chip
Writeback time ^{Note 3}	Twb		49.4	50	50.6	ms
Number of writebacks per 1 writeback command Note 4	Cwb	When writeback time = 50 ms			60	Times
Number of erases/writebacks	Cerwb				16	Times
Step write timeNote 5	Twr		48	50	52	μs
Overall write time per word ^{Note 6}	Twrw	When step write time = 50 μ s (1 word = 1 byte)	48		520	μs
Number of rewrites per chip ^{Note 7}	Cerwr	1 erase + 1 write after erase = 1 rewrite			20	Times/ area

- **Notes 1.** The recommended setting value of the step erase time is $0.2 \ s.$
 - 2. The prewrite time before erasure and the erase verify time (writeback time) are not included.
 - **3.** The recommended setting value of the writeback time is 50 ms.
 - **4.** Writeback is executed once by the issuance of the writeback command. Therefore, the number of retries must be the maximum value minus the number of commands issued.
 - **5.** The recommended setting value of the step write time is 50 μ s.
 - **6.** The actual write time per word is 100 μ s longer. The internal verify time during or after a write is not included.
 - **7.** When a product is first written after shipment, "erase → write" and "write only" are both taken as one rewrite.


```
Example: P: Write, E: Erase 
 Shipped product \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 rewrites 
 Shipped product \rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 rewrites
```

Remark The range of the operating clock during flash memory programming is the same as the range during normal operation.

(2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Set time from VDD↑ to VPP↑	top		10			μs
Release time from V _{PP} ↑ to RESET↑	t PR		10			μs
V _{PP} pulse input start time from RESET↑	trp		2			ms
VPP pulse high-/low-level width	tpw		8			μs
V _{PP} pulse input end time from RESET↑	trpe				14	ms
VPP pulse low-level input voltage	V _{PPL}		0.8V _{DD}		1.2V _{DD}	V
VPP pulse high-level input voltage	V _{PPH}		9.7	10.0	10.3	V

Flash Write Mode Setting Timing



CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)

Target products: μPD780143(A1), 780144(A1), 780146(A1), 780148(A1), 78F0148(A1)

Cautions 1. Be sure to connect the REGC pin of (A1) grade products directly to VDD.

2. The external bus interface function cannot be used with (A1) grade products.

Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (1/2)

Parameter	Symbol			Conditions	Ratings	Unit
Supply voltage	VDD				-0.3 to +6.5	٧
	EV _{DD}				-0.3 to +6.5	٧
	REGC				-0.3 to +6.5	V
	Vss				-0.3 to +0.3	٧
	EVss				-0.3 to +0.3	٧
	AVREF				-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	AVss				-0.3 to +0.3	V
	VPP	μPD78F0)148(<i>A</i>	A1) only, Note 2	-0.3 to +10.5	٧
Input voltage	VII	P00 to P06, P10 to P17, P20 to P27, P30 to P33, P40 to P47, P50 to P57, P60, P61, P64 to P67, P70 to P77, P120, P140 to P145, X1, X2, XT1, XT2, RESET		P47, P50 to P57, P60, 57, P70 to P77, P120,	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	Vı2	P62, P63 N-ch open drain		l-ch open drain	-0.3 to +13	V
			C	On-chip pull-up resistor	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	Vıз	V _{PP} in flash programming mode (µPD78F0148(A1) only)			-0.3 to +10.5	V
Output voltage	Vo				-0.3 to V _{DD} + 0.3 ^{Note 1}	٧
Analog input voltage	Van				AVss $-$ 0.3 to AVREF + 0.3 ^{Note 1} and $-$ 0.3 to V _{DD} + 0.3 ^{Note 1}	V
Output current, high	Іон	Per pin			-8	mA
		Total of all pins -48 mA	P57,	to P06, P40 to P47, P50 to P64 to P67, P70 to P77, 2 to P145	-24	mA
				to P17, P30 to P33, P120,), P140, P141	-24	mA

Note 1. Must be 6.5 V or lower. (Refer to **Note 2** on the next page.)

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Absolute Maximum Ratings ($T_A = 25$ °C) (2/2)

Parameter	Symbol		Cond	ditions	Ratings	Unit
Output current, low	loL	Per pin	P33, P40 P64 to P6	6, P10 to P17, P30 to to P47, P50 to P57, 7, P70 to P77, P120, 10 to P145	16	mA
			P60 to P6	3	24	mA
		Total of all pins 56 mA	pins P57, P60, P61, P64 to P67,		28	mA
				7, P30 to P33, P62,), P130, P140, P141	28	mA
Operating ambient temperature	Та	1	143(A1), 78 A1), 780148	, ,	-40 to +110	°C
		μPD78F	0148(A1)	In normal operation mode	-40 to +105	
				In flash memory programming mode	-10 to +85	
Storage temperature	Tstg	1	uPD780143(A1), 780144(A1), 780146(A1), 780148(A1)		-65 to +150	°C
		μPD78F	0148(A1)		-40 to +125	


Note 2. Make sure that the following conditions of the VPP voltage application timing are satisfied when the flash memory is written.

When supply voltage rises

VPP must exceed VDD 10 μ s or more after VDD has reached the lower-limit value (3.3 V) of the operating voltage range (see a in the figure below).

• When supply voltage drops

 V_{DD} must be lowered 10 μ s or more after V_{PP} falls below the lower-limit value (3.3 V) of the operating voltage range of V_{DD} (see b in the figure below).



Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

X1 Oscillator Characteristics

 $(T_A = -40 \text{ to } +110^{\circ}C^{\text{Note } 1}, 3.3 \text{ V} \le V_{DD} = EV_{DD} \le 5.5 \text{ V}, 3.3 \text{ V} \le AV_{REF} \le V_{DD}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic	V _{SS} X1 X2	Oscillation frequency (fxp)Note 3	$4.5~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	2.0		10	MHz
resonatorNote 2			4.0 V ≤ V _{DD} < 4.5 V	2.0		8.38	
	C1+ C2+		3.3 V ≤ V _{DD} < 4.0 V	2.0		5.0	
Crystal	Vss X1 X2	Oscillation frequency (fxp)Note 3	4.5 V ≤ V _{DD} ≤ 5.5 V	2.0		10	MHz
resonatorNote 2	e 2		4.0 V ≤ V _{DD} < 4.5 V	2.0		8.38	
	C1= C2=		3.3 V ≤ V _{DD} < 4.0 V	2.0		5.0	
External		X1 input frequency (fxp) ^{Note 3}	$4.5~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$	2.0		10	MHz
clock ^{Note 2}	X1 X2		4.0 V ≤ V _{DD} < 4.5 V	2.0		8.38	
			$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	2.0		5.0	
		X1 input high-/low-level width	$4.5~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	46		500	ns
		(txph, txpl)		56		500	
			$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	96		500	

- **Notes 1.** $T_A = -40 \text{ to } +110^{\circ}\text{C}$: $\mu\text{PD780143}(\text{A1})$, 780144(A1), 780146(A1), 780148(A1) $T_A = -40 \text{ to } +105^{\circ}\text{C}$: $\mu\text{PD78F0148}(\text{A1})$
 - 2. Connect the REGC pin directly to VDD.
 - 3. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
- Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - · Keep the wiring length as short as possible.
 - . Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - · Do not fetch signals from the oscillator.
 - Since the CPU is started by the Ring-OSC after reset is released, check the oscillation stabilization time of the X1 input clock using the oscillation stabilization time status register (OSTC). Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Ring-OSC Oscillator Characteristics

(TA = -40 to +110°C $^{\text{Note}}$, 3.3 V \leq VDD = EVDD \leq 5.5 V, 3.3 V \leq AVREF \leq VDD, Vss = EVss = AVss = 0 V)

Resonator	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
On-chip Ring-OSC oscillator	Oscillation frequency (fR)		120	240	490	kHz

Note TA = -40 to +110°C: μ PD780143(A1), 780144(A1), 780146(A1), 780148(A1)

 $T_A = -40 \text{ to } +105^{\circ}\text{C}$: $\mu\text{PD78F0148(A1)}$

Subsystem Clock Oscillator Characteristics

 $(T_A = -40 \text{ to } +110^{\circ}C^{\text{Note } 1}, 3.3 \text{ V} \le V_{DD} = EV_{DD} \le 5.5 \text{ V}, 3.3 \text{ V} \le AV_{REF} \le V_{DD}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT2 XT1 Rd C4 C3 T	Oscillation frequency (fxt) ^{Note 2}		32	32.768	35	kHz
External clock	XT2 XT1	XT1 input frequency (fxT) ^{Note 2}		32		38.5	kHz
	7	XT1 input high-/low-level width (txth, txtl)		12		15	μs

Notes 1. $T_A = -40 \text{ to } +110^{\circ}\text{C}$: $\mu\text{PD780143}(\text{A1})$, 780144(A1), 780146(A1), 780148(A1)

 $T_A = -40 \text{ to } +105^{\circ}\text{C}$: μ PD78F0148(A1)

- 2. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. The subsystem clock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

DC Characteristics (1/6): µPD78F0148(A1)

(Ta = -40 to +105°C, 3.3 V \leq VDD = EVDD \leq 5.5 V, 3.3 V \leq AVREF \leq VDD, Vss = EVss = AVss = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high	Іон	Per pin	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			-4	mA
		Total of P10 to P17, P30 t P33, P120, P130, P140, P141	0 4.0 V ≤ V _{DD} ≤ 5.5 V			-20	mA
		Total of P00 to P06, P40 t P47, P50 to P57, P64 to P67, P70 to P77, P142 to P145	0 4.0 V ≤ Vpb ≤ 5.5 V			-20	mA
		All pins	4.0 V ≤ V _{DD} ≤ 5.5 V			-25	mA
			$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			-8	mA
Output current, low	Іоь	Per pin for P00 to P06, P1 to P17, P30 to P33, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P120, P130, P140 to P145				8	mA
		Per pin for P60 to P63	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			12	mA
		Total of P10 to P17, P30 to P33, P62, P63, P120, P130, P140, P141 $4.0 \text{ V} \leq \text{V}_{DD} \leq 9.0 \text{ V}$				24	mA
		Total of P00 to P06, P40 to P47, P50 to P57, P60, P6 P64 to P67, P70 to P77, P142 to P145				24	mA
		All pins	4.0 V ≤ V _{DD} ≤ 5.5 V			30	mA
			3.3 V ≤ V _{DD} < 4.0 V			8	mA
Input voltage, high	V _{IH1}	P12, P13, P15, P40 to P4 P67, P144, P145	7, P50 to P57, P64 to	0.7V _{DD}		V _{DD}	V
	V _{IH2}	P00 to P06, P10, P11, P1 P33, P70 to P77, P120, P	0.8V _{DD}		V _{DD}	V	
	VIH3	P20 to P27 ^{Note}		0.7AV _{REF}		AVREF	V
	V _{IH4}	P60, P61		0.7V _{DD}		V _{DD}	V
	V _{IH5}	P62, P63 N-ch	open drain	0.7V _{DD}		12	V
	V _{IH6}	X1, X2, XT1, XT2		$V_{\text{DD}}-0.5$		V _{DD}	V
Input voltage, low	V _{IL1}	P12, P13, P15, P40 to P4 P67, P144, P145	7, P50 to P57, P64 to	0		0.3V _{DD}	V
	V _{IL2}	P00 to P06, P10, P11, P1 P33, P70 to P77, P120, P	0		0.2V _{DD}	V	
	VIL3	P20 to P27 ^{Note}		0		0.3AVREF	V
	VIL4	P60, P61		0		0.3V _{DD}	V
	VIL5	P62, P63	0		0.3V _{DD}	V	
	V _{IL6}	X1, X2, XT1, XT2		0		0.4	V

Note When used as digital input ports, set AVREF = VDD.

DC Characteristics (2/6): μ PD78F0148(A1)

(Ta = -40 to +105°C, 3.3 V \leq VDD = EVDD \leq 5.5 V, 3.3 V \leq AVREF \leq VDD, Vss = EVss = AVss = 0 V)

Parameter	Symbol		Conditio	ns	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон	Total of P10 to P33, P12 P140, P141 lон = -20 m.		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH} = -4 \text{ mA}$	VDD - 1.0			V
		to P47, P50	to P06, P40 to P57, P64 to P77, P142	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $I_{OH} = -4 \text{ mA}$	V _{DD} – 1.0			V
		Іон = −100 <i>μ</i>	ιA	3.3 V ≤ V _{DD} < 4.0 V	V _{DD} - 0.5			V
Output voltage, low	Vol1			$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{IoL} = 8 \text{ mA}$			1.3	V
		to P47, P50		$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{IoL} = 8 \text{ mA}$			1.3	V
		IoL = 400 μΑ	١	3.3 V ≤ V _{DD} < 4.0 V			0.4	٧
	V _{OL2}	P60 to P63		IoL = 12 mA			2.0	V
Input leakage current, high	Ішн1	Vı = Vdd	P33, P40 to P P61, P64 to P	10 to P17, P30 to 47, P50 to P57, P60, 67, P70 to P77, p P145, RESET			10	μΑ
		Vi = AVREF	P20 to P27				10	μΑ
	ILIH2	Vı = Vdd	X1, X2 ^{Note 1} , X7	1, XT2 ^{Note 1}			20	μΑ
	Ішнз	Vı = 12 V	P62, P63 (N-c	ch open drain)			20	μΑ
Input leakage current, low	Iul1	V1 = 0 V	P00 to P06, P10 to P17, P20 to P27, P30 to P33, P40 to P47, P50 to P57, P60, P61, P64 to P67, P70 to P77, P120, P140 to P145, RESET				-10	μΑ
	ILIL2		X1, X2 ^{Note 1} , X7	1, XT2 ^{Note 1}			-20	μΑ
	ILIL3		P62, P63 (N-c	ch open drain)		-	-10 ^{Note 2}	μΑ
Output leakage current, high	Ісон	Vo = V _{DD}					10	μΑ
Output leakage current, low	ILOL	Vo = 0 V					-10	μΑ
Pull-up resistance value	R∟	Vı = 0 V			10	30	120	kΩ
V _{PP} supply voltage (μPD78F0148 only)	V _{PP1}	In normal or	peration mode		0		0.2V _{DD}	٧

- Notes 1. When the inverse level of X1 is input to X2 and the inverse level of XT1 is input to XT2.
 - 2. If port 6 has been set to input mode when a read instruction is executed to read from port 6, a low-level input leakage current of up to -55μ A flows during only one cycle. At all other times, the maximum leakage current is -10μ A.

DC Characteristics (3/6): µPD78F0148(A1)

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 3.3 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AV}_{REF} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol		Condition	S	MIN.	TYP.	MAX.	Unit
Supply	I _{DD1}	X1 crystal	fxp = 10 MHz	When A/D converter is stopped		14.0	27.6	mA
current ^{Note 1}		oscillation operating mode ^{Note 2}	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 3}}$	When A/D converter is operating Note 7		15.0	29.6	mA
	I _{DD2}	X1 crystal oscillation HALT	$f_{XP} = 10 \text{ MHz}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$	When peripheral functions are stopped		2.0	5.4	mA
		mode		When peripheral functions are operating			11.3	mA
	I _{DD3}	Ring-OSC operating mode ^{Note 4}	V _{DD} = 5.0 V ±10%			0.53	3.52	mA
	I _{DD4}	32.768 kHz crystal oscillation operating mode ^{Notes 4, 6}	V _{DD} = 5.0 V ±10%			130	1700	μΑ
	I _{DD5}	32.768 kHz crystal oscillation HALT mode ^{Notes 4, 6}	V _{DD} = 5.0 V ±10%	V _{DD} = 5.0 V ±10%		20	1400	μΑ
	I _{DD6}	STOP mode	V _{DD} = 5.0 V ±10%	POC: OFF, RING: OFF		0.1	1400	μΑ
				POC: OFF, RING: ON		14	1500	μΑ
				POC: ON ^{Note 5} , RING: OFF		3.5	1400	μΑ
				POC: ON ^{Note 5} , RING: ON		17.5	1500	μΑ

- **Notes 1.** Total current flowing through the internal power supply (VDD). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).
 - 2. IDD1 includes peripheral operation current.
 - 3. When PCC = 00H.
 - **4.** When X1 oscillator is stopped.
 - **5.** Including when LVIE (bit 4 of LVIM) = 1 in the μ PD78F0148M1(A1) and 78F0148M2(A1).
 - **6.** When the μ PD78F0148M1(A1) and 78F0148M2(A1) (including LVIE = 0) are selected and Ring-OSC oscillation is stopped.
 - 7. Including the current that flows through the AVREF pin.

DC Characteristics (4/6): μ PD780143(A1), 780144(A1), 780146(A1), and 780148(A1) (T_A = -40 to +110°C, 3.3 V \leq V_{DD} = EV_{DD} \leq 5.5 V, 3.3 V \leq AV_{REF} \leq V_{DD}, V_{SS} = EV_{SS} = AV_{SS} = 0 V)

Parameter	Symbol	C	Condition	s	MIN.	TYP.	MAX.	Unit
Output current, high	Іон	Per pin		$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			-4	mA
		Total of P10 to P17, P30 to P33, P120, P130, P140, P141		4.0 V ≤ V _{DD} ≤ 5.5 V			-20	mA
		Total of P00 to P06, P47, P50 to P57, P6 P67, P70 to P77, P1 P145	64 to	4.0 V ≤ V _{DD} ≤ 5.5 V			-20	mA
		All pins		$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$			-8	mA
Output current, low	Іоь	to P17, P30 to P33, P47, P50 to P57, P6	Per pin for P00 to P06, P10 4 D P17, P30 to P33, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P120, P130, P140 to P145				8	mA
		Per pin for P60 to P6	63	4.0 V ≤ V _{DD} ≤ 5.5 V			12	mA
		•	Total of P10 to P17, P30 to 4. P33, P62, P63, P120, P130,				24	mA
		Total of P00 to P06, P40 to P47, P50 to P57, P60, P61, P64 to P67, P70 to P77, P142 to P145		4.0 V ≤ V _{DD} ≤ 5.5 V			24	mA
		All pins		$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$			8	mA
Input voltage, high	V _{IH1}	P12, P13, P15, P40 P67, P144, P145	to P47,	P50 to P57, P64 to	0.7V _{DD}		V _{DD}	V
	V _{IH2}	P00 to P06, P10, P1 P33, P70 to P77, P1			0.8V _{DD}		V _{DD}	V
	VIH3	P20 to P27 ^{Note}			0.7AVREF		AVREF	V
	V _{IH4}	P60, P61			0.7V _{DD}		V _{DD}	V
	V _{IH5}	P62, P63	N-ch or	pen drain	0.7V _{DD}		12	V
			On-chip	p pull-up resistor	0.7V _{DD}		V _{DD}	V
	VIH6	X1, X2, XT1, XT2			$V_{\text{DD}}-0.5$		V _{DD}	V
Input voltage, low	VIL1	P12, P13, P15, P40 P67, P144, P145	P00 to P06, P10, P11, P14, P16, P17, P33, P70 to P77, P120, P140 to P143,		0		0.3V _{DD}	V
	V _{IL2}				0		0.2V _{DD}	V
	V _{IL3}	P20 to P27 ^{Note}			0		0.3AVREF	V
	V _{IL4}	P60, P61			0		0.3V _{DD}	V
	V _{IL5}	P62, P63			0		0.3V _{DD}	V
	VIL6	X1, X2, XT1, XT2			0		0.4	V

Note When used as digital input ports, set AVREF = VDD.

DC Characteristics (5/6): μ PD780143(A1), 780144(A1), 780146(A1), and 780148(A1) (T_A = -40 to +110°C, 3.3 V \leq V_{DD} = EV_{DD} \leq 5.5 V, 3.3 V \leq AV_{REF} \leq V_{DD}, V_{SS} = EV_{SS} = AV_{SS} = 0 V)

Parameter	Symbol		Conditio	ns	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон	Total of P10 to P33, P12 P140, P141 lон = -20 m/		$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $\text{I}_{\text{OH}} = -4 \text{ mA}$	V _{DD} – 1.0			V
		to P47, P50	to P06, P40 to P57, P64 to P77, P142	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $I_{OH} = -4 \text{ mA}$	VDD - 1.0			<
		Іон = −100 д	ιA	3.3 V ≤ V _{DD} < 4.0 V	V _{DD} - 0.5			V
Output voltage, low	Vol1	to P33, P62	otal of P10 to P17, P30 P33, P62, P63, P120, 130, P140, P141 4.0 V ≤ V _{DI} lo _L = 8 mA				1.3	V
		to P47, P50	to P06, P40 to P57, P60, P67, P70 to o P145	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL} = 8 \text{ mA}$			1.3	V
		IoL = 400 μΑ	1	$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			0.4	V
	V _{OL2}	P60 to P63		IoL = 12 mA			2.0	V
Input leakage current, high	Ішн1	VI = VDD	P33, P40 to P P61, P64 to P	10 to P17, P30 to 47, P50 to P57, P60, 67, P70 to P77, DP145, RESET			10	μΑ
		Vi = AVREF	P20 to P27				10	μΑ
	ILIH2	Vı = Vdd	X1, X2 ^{Note 1} , XT	1, XT2 ^{Note 1}			20	μΑ
	Ішнз	Vı = 12 V	P62, P63 (N-c	ch open drain)			10	μΑ
Input leakage current, low	ILIL1	V1 = 0 V	P00 to P06, P10 to P17, P20 to P27, P30 to P33, P40 to P47, P50 to P57, P60, P61, P64 to P67, P70 to P77, P120, P140 to P145, RESET				-10	μΑ
	ILIL2		X1, X2 ^{Note 1} , XT	1, XT2 ^{Note 1}			-20	μΑ
	ILIL3		P62, P63 (N-c	ch open drain)			-10 ^{Note 2}	μΑ
Output leakage current, high	Ісон	Vo = VDD					10	μΑ
Output leakage current, low	Ісос	Vo = 0 V					-10	μΑ
Pull-up resistance value	RL	Vı = 0 V			10	30	120	$k\Omega$

- Notes 1. When the inverse level of X1 is input to X2 and the inverse level of XT1 is input to XT2.
 - 2. If port 6 has been set to input mode when a read instruction is executed to read from port 6, a low-level input leakage current of up to $-55~\mu$ A flows during only one cycle. At all other times, the maximum leakage current is $-10~\mu$ A.

DC Characteristics (6/6): μ PD780143(A1), 780144(A1), 780146(A1), and 780148(A1) (T_A = -40 to +110°C, 3.3 V \leq V_{DD} = EV_{DD} \leq 5.5 V, 3.3 V \leq AV_{REF} \leq V_{DD}, V_{SS} = EV_{SS} = AV_{SS} = 0 V)

Parameter	Symbol		Condition	S	MIN.	TYP.	MAX.	Unit
Supply	I _{DD1}	X1 crystal	fxp = 10 MHz	When A/D converter is stopped		7.7	16.5	mA
current ^{Note 1}		oscillation operating mode ^{Note 2}	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 3}}$	When A/D converter is operating ^{Note 7}		8.7	18.5	mA
	I _{DD2}	X1 crystal oscillation HALT	$f_{XP} = 10 \text{ MHz}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$	When peripheral functions are stopped		1.7	4.5	mA
	mode		When peripheral functions are operating			9.2	mA	
	IDD3	Ring-OSC operating mode ^{Note 4}	$V_{DD} = 5.0 \text{ V} \pm 10\%$			0.28	2.22	mA
	I _{DD4}	32.768 kHz crystal oscillation operating mode ^{Notes 4, 6}	$V_{DD} = 5.0 \text{ V} \pm 10\%$			38	1200	μΑ
	IDDS 32.768 kHz $VDD = 5.0 \text{ V} \pm 10\%$ crystal oscillation HALT mode Notes 4, 6			20	1100	μΑ		
	I _{DD6}	STOP mode	V _{DD} = 5.0 V ±10%	POC: OFF, RING: OFF		0.1	1100	μΑ
				POC: OFF, RING: ON		14	1200	μΑ
				POC: ON ^{Note 5} , RING: OFF		3.5	1100	μΑ
				POC: ON ^{Note 5} , RING: ON		17.5	1200	μΑ

- **Notes 1.** Total current flowing through the internal power supply (VDD). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).
 - 2. IDD1 includes peripheral operation current.
 - 3. When PCC = 00H.
 - 4. When X1 oscillator is stopped.
 - **5.** Including when LVIE (bit 4 of LVIM) = 1 with POC-OFF selected by a mask option.
 - 6. When POC-OFF (including LVIE = 0) is selected by a mask option and Ring-OSC oscillation is stopped.
 - 7. Including the current that flows through the AVREF pin.

AC Characteristics

(1) Basic operation


 $(T_{\text{A}} = -40 \text{ to } +110^{\circ}\text{C}^{\text{Note 1}}, 3.3 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, 3.3 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{V}_{\text{DD}}, \text{Vss} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol		С	conditions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main	X1 input	$4.5~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	0.2		16	μS
instruction execution time)		system	clock	4.0 V ≤ V _{DD} < 4.5 V	0.238		16	μS
		clock operation		$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	0.4		16	μS
		орогалогі	Ring-OSC	clock	4.09	8.33	16.67	μS
		Subsystem	n clock oper	ation	114	122	125	μS
TI000, TI010, TI001 ^{Note 2} , TI011 ^{Note 2} input high-level width,	tтіно, tтіLo				2/f _{sam} + 0.1 ^{Note 3}			μS
low-level width		3.3 V ≤ V _{DI}	$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$					μS
TI50, TI51 input frequency	f _{T15}	4.0 V ≤ V _{DD} ≤ 5.5 V					10	MHz
		3.3 V ≤ V _{DD} < 4.0 V					5	MHz
TI50, TI51 input high-level width,	t тін5,	4.0 V ≤ VD	o ≤ 5.5 V		50			ns
low-level width	t TIL5	3.3 V ≤ V _{DI}	o < 4.0 V		100			ns
Interrupt input high-level width, low-level width	tinth, tintl				1			μS
Key return input low-level width	t kr	4.0 V ≤ V _{DI}	o ≤ 5.5 V		50			ns
		3.3 V ≤ V _{DD} < 4.0 V			100			ns
RESET low-level width	trsl				10			μS

Notes 1. T_A = -40 to +110°C: μ PD780143(A1), 780144(A1), 780146(A1), 780148(A1) T_A = -40 to +105°C: μ PD78F0148(A1)

- **2.** μ PD780146(A1), 780148(A1), and 78F0148(A1) only.
- 3. Selection of f_{sam} = fxp, fxp/4, fxp/256, or fxp, fxp/16, fxp/64 is possible using bits 0 and 1 (PRM000, PRM001 or PRM010, PRM011) of prescaler mode registers 00 and 01 (PRM00, PRM01). Note that when selecting the Tl000 or Tl001 valid edge as the count clock, f_{sam} = fxp.

Tcy vs. Vdd (X1 Input Clock Operation)



(2) Serial interface

$$(T_{\text{A}} = -40 \text{ to } +110^{\circ}\text{C}^{\text{Note}}, \ 3.3 \ \text{V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \ \text{V}, \ 3.3 \ \text{V} \leq \text{AV}_{\text{REF}} \leq \text{V}_{\text{DD}}, \ \text{Vss} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \ \text{V})$$

Note $T_A = -40 \text{ to } +110^{\circ}\text{C}$: $\mu\text{PD780143}(\text{A1})$, 780144(A1), 780146(A1), 780148(A1) $T_A = -40 \text{ to } +105^{\circ}\text{C}$: $\mu\text{PD78F0148}(\text{A1})$

(a) UART mode (UART6, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps

(b) UART mode (UART0, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps

(c) 3-wire serial I/O mode (master mode, SCK1n... internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1n cycle time	tkcy1	$4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	200			ns
		4.0 V ≤ V _{DD} < 4.5 V	240			ns
		3.3 V ≤ V _{DD} < 4.0 V	400			ns
SCK1n high-/low-level width	t кн1,		tkcy1/2 - 10			ns
	t KL1					
SI1n setup time (to SCK1n↑)	tsik1		30			ns
SI1n hold time (from SCK1n↑)	tksi1		30			ns
Delay time from SCK1n↓ to	tkso1	C = 100 pF ^{Note}			30	ns
SO1n output						

Note C is the load capacitance of the SCK1n and SO1n output lines.

(d) 3-wire serial I/O mode (slave mode, SCK1n... external clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1n cycle time	tkcy2		400			ns
SCK1n high-/low-level width	tkH2,		tксү2/2			ns
SI1n setup time (to SCK1n↑)	tsik2		80			ns
SI1n hold time (from SCK1n↑)	tksi2		50			ns
Delay time from SCK1n ↓ to SO1n output	tkso2	C = 100 pF ^{Note}			120	ns

Note C is the load capacitance of the SO1n output line.

Remark n = 0: μ PD780143(A1), 780144(A1) n = 0, 1: μ PD780146(A1), 780148(A1), 78F0148(A1)

(e) 3-wire serial I/O mode with automatic transmit/receive function (SCKA0... internal clock output)

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
SCKA0 cycle time	tксүз	4.5 V ≤ V _{DD} ≤	5.5 V	600			ns
		3.3 V ≤ V _{DD} <	4.5 V	1200			ns
SCKA0 high-/low-level width	tтнз, tтьз	4.5 V ≤ V _{DD} ≤	5.5 V	tксүз/2 – 50			ns
		3.3 V ≤ V _{DD} <	4.5 V	tксүз/2 – 100			ns
SIA0 setup time (to SCKA0↑)	tsik3			100			ns
SIA0 hold time (from SCKA0↑)	tksi3			300			ns
Delay time from SCKA0↓ to SOA0	tkso3	C = 100 pF ^{Note}	$4.5 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$			200	ns
output			3.3 V ≤ V _{DD} < 4.5 V			300	
Time from SCKA0↑ to STB0↑	tsbd			tксүз/2 – 100			ns
Strobe signal high-level width	tsbw	4.5 V ≤ V _{DD} ≤	5.5 V	tксүз – 30			ns
		3.3 V ≤ V _{DD} <	4.5 V	tксүз – 60			ns
Busy signal setup time (to busy signal detection timing)	tBYS			100			ns
Busy signal hold time (from busy	tвүн	4.5 V ≤ V _{DD} ≤ 5.5 V		100			ns
signal detection timing)		3.3 V ≤ V _{DD} < 4.5 V		150			ns
Time from busy inactive to SCKA0↓	tsps					2tксүз	ns


Note C is the load capacitance of the SCKA0 and SOA0 output lines.

(f) 3-wire serial I/O mode with automatic transmit/receive function (SCKA0 ... external clock input)


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCKA0 cycle time	tkcy4	4.5 V ≤ V _{DD} ≤	5.5 V	600			ns
		3.3 V ≤ V _{DD} <	3.3 V ≤ V _{DD} < 4.5 V				ns
SCKA0 high-/low-level width	tkH4, tkL4	$4.5 \text{ V} \le \text{Vpd} \le 5.5 \text{ V}$ $3.3 \text{ V} \le \text{Vpd} < 4.5 \text{ V}$		300			ns
				600			ns
SIA0 setup time (to SCKA0↑)	tsık4			100			ns
SIA0 hold time (from SCKA0↑)	tksi4			300			ns
Delay time from SCKA0↓ to SOA0	tkso4	C = 100 pF ^{Note}	$4.5~V \le V_{DD} \le 5.5~V$			200	ns
output			$3.3 \text{ V} \le \text{V}_{DD} < 4.5 \text{ V}$			300	ns
SCKA0 rise/fall time	tr4, tr4		•			1000	ns

Note C is the load capacitance of the SOA0 output line.


AC Timing Test Points (Excluding X1 Input)




Clock Timing




TI Timing






Interrupt Request Input Timing




Note μ PD780146(A1), 780148(A1), and 78F0148(A1) only.

RESET Input Timing



Serial Transfer Timing

3-wire serial I/O mode:




Remark m = 1, 2


n = 0: μ PD780143(A1), 780144(A1)

n = 0, 1: $\mu PD780146(A1), 780148(A1), 78F0148(A1)$

3-wire serial I/O mode with automatic transmit/receive function:



3-wire serial I/O mode with automatic transmit/receive function (busy processing):



Note The signal is not actually driven low here; it is shown as such to indicate the timing.

A/D Converter Characteristics

$(T_A = -40 \text{ to } +110^{\circ}C^{\text{Note } 1}, 3.3 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AVREF} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Notes 2, 3}		4.0 V ≤ AV _{REF} ≤ 5.5 V		±0.2	±0.6	%FSR
		3.3 V ≤ AVREF < 4.0 V		±0.3	±0.8	%FSR
Conversion time	tconv	4.0 V ≤ AV _{REF} ≤ 5.5 V	14		60	μs
		3.3 V ≤ AVREF < 4.0 V	19		60	μs
Zero-scale error ^{Notes 2, 3}		4.0 V ≤ AV _{REF} ≤ 5.5 V			±0.6	%FSR
		3.3 V ≤ AVREF < 4.0 V			±0.8	%FSR
Full-scale error ^{Notes 2, 3}		4.0 V ≤ AV _{REF} ≤ 5.5 V			±0.6	%FSR
		3.3 V ≤ AVREF < 4.0 V			±0.8	%FSR
Integral non-linearity errorNote 2		4.0 V ≤ AV _{REF} ≤ 5.5 V			±4.5	LSB
		3.3 V ≤ AVREF < 4.0 V			±6.5	LSB
Differential non-linearity errorNote 2		4.0 V ≤ AV _{REF} ≤ 5.5 V			±2.0	LSB
		3.3 V ≤ AVREF < 4.0 V			±2.5	LSB
Analog input voltage	Vain		AVss		AVREF	V

Notes 1. T_A = -40 to +110°C: μ PD780143(A1), 780144(A1), 780146(A1), 780148(A1) T_A = -40 to +105°C: μ PD78F0148(A1)

- **2.** Excludes quantization error ($\pm 1/2$ LSB).
- 3. This value is indicated as a ratio (%FSR) to the full-scale value.


POC Circuit Characteristics ($T_A = -40 \text{ to } +110^{\circ} \text{C}^{\text{Note } 1}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V _{POC0}	Mask option = 3.5 V ^{Note 2}	3.3	3.5	3.72	V
Power supply rise time	t PTH	VDD: 0 V $ ightarrow$ 3.3 V	0.002			ms
Response delay time 1 ^{Note 3}	tртно	When power supply rises, after reaching detection voltage (MAX.)			3.0	ms
Response delay time 2 ^{Note 3}	t PD	When VDD falls			1.0	ms
Minimum pulse width	tpw		0.2			ms

Notes 1. T_A = -40 to +110°C: μ PD780143(A1), 780144(A1), 780146(A1), 780148(A1) T_A = -40 to +105°C: μ PD78F0148(A1)

- 2. When flash memory version μ PD78F0148M5(A1) or 78F0148M6(A1) is used
- 3. Time required from voltage detection to reset release.

POC Circuit Timing



LVI Circuit Characteristics ($T_A = -40 \text{ to } +110^{\circ}\text{C}^{\text{Note 1}}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVIO		4.1	4.3	4.52	V
	V _L VI1		3.9	4.1	4.32	V
	V _{LVI2}		3.7	3.9	4.12	V
	V _L VI3		3.5	3.7	3.92	V
	V _{LVI4}		3.3	3.5	3.72	V
Response time ^{Note 2}	tLD			0.2	2.0	ms
Minimum pulse width	tuw		0.2			ms
Reference voltage stabilization wait time ^{Note 3}	t LWAIT0			0.5	2.0	ms
Operation stabilization wait timeNote 4	t LWAIT1			0.1	0.2	ms


Notes 1. T_A = -40 to +110°C: μ PD780143(A1), 780144(A1), 780146(A1), 780148(A1) T_A = -40 to +105°C: μ PD78F0148(A1)

- 2. Time required from voltage detection to interrupt output or internal reset output.
- 3. Time required from setting LVIE to 1 to reference voltage stabilization when POC-OFF is selected by mask option (when flash memory version μ PD78F0148M1(A1) or 78F0148M2(A1) is used).
- **4.** Time required from setting LVION to 1 to operation stabilization.

Remarks 1. $V_{LVI0} > V_{LVI1} > V_{LVI2} > V_{LVI3} > V_{LVI4}$

2. $V_{POCn} < V_{LVIm}$ (n = 0 and 1, m = 0 to 4)

LVI Circuit Timing



Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +110°CNote 1)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR	When POC-OFF is selected by mask option ^{Note 2}	2.0		5.5	V
Release signal set time	tsrel		0			μs

Notes 1. T_A = -40 to +110°C: μ PD780143(A1), 780144(A1), 780146(A1), 780148(A1) T_A = -40 to +105°C: μ PD78F0148(A1)

2. When flash memory version μ PD78F0148M1(A1) or 78F0148M2(A1) is used

Flash Memory Programming Characteristics: µPD78F0148(A1)

 $(T_A = +10 \text{ to } +60^{\circ}\text{C}, 3.3 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$

(1) Write erase characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{PP} supply voltage	V _{PP2}	During flash memory programming	9.7	10.0	10.3	V
V _{DD} supply current	IDD	When $V_{PP} = V_{PP2}$, $f_{XP} = 10 \text{ MHz}$, $V_{DD} = 5.5 \text{ V}$			37	mA
VPP supply current	IPP	VPP = VPP2			100	mA
Step erase time ^{Note 1}	Ter		0.199	0.2	0.201	s
Overall erase time ^{Note 2}	Tera	When step erase time = 0.2 s			20	s/chip
Writeback time ^{Note 3}	Twb		49.4	50	50.6	ms
Number of writebacks per 1 writeback command ^{Note 4}	Cwb	When writeback time = 50 ms			60	Times
Number of erases/writebacks	Cerwb				16	Times
Step write timeNote 5	Twr		48	50	52	μs
Overall write time per word ^{Note 6}	Twrw	When step write time = 50 μ s (1 word = 1 byte)	48		520	μs
Number of rewrites per chip ^{Note 7}	Cerwr	1 erase + 1 write after erase = 1 rewrite			20	Times/ area

Notes 1. The recommended setting value of the step erase time is 0.2 s.

- 2. The prewrite time before erasure and the erase verify time (writeback time) are not included.
- **3.** The recommended setting value of the writeback time is 50 ms.
- **4.** Writeback is executed once by the issuance of the writeback command. Therefore, the number of retries must be the maximum value minus the number of commands issued.
- **5.** The recommended setting value of the step write time is 50 μ s.
- **6.** The actual write time per word is 100 μ s longer. The internal verify time during or after a write is not included.
- **7.** When a product is first written after shipment, "erase → write" and "write only" are both taken as one rewrite.

Example: P: Write, E: Erase


Shipped product \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 rewrites Shipped product \rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 rewrites

Remark The range of the operating clock during flash memory programming is the same as the range during normal operation.

(2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Set time from V _{DD} ↑ to V _{PP} ↑	top		10			μs
Release time from V _{PP} ↑ to RESET↑	t PR		10			μs
V _{PP} pulse input start time from RESET↑	trp		2			ms
VPP pulse high-/low-level width	tpw		8			μs
V _{PP} pulse input end time from RESET↑	t RPE				14	ms
VPP pulse low-level input voltage	V _{PPL}		0.8V _{DD}		1.2V _{DD}	V
VPP pulse high-level input voltage	V _{PPH}		9.7	10.0	10.3	V

Flash Write Mode Setting Timing



CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)

Target products: μ PD780143(A2), 780144(A2), 780146(A2), 780148(A2)

Cautions 1. Be sure to connect the REGC pin of (A2) grade products directly to VDD.

2. The external bus interface function cannot be used with (A2) grade products.

Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (1/2)

Parameter	Symbol	Conditions		Ratings	Unit
Supply voltage	V _{DD}			-0.3 to +6.5	V
	EV _{DD}			-0.3 to +6.5	V
	REGC			-0.3 to +6.5	V
	Vss			-0.3 to +0.3	V
	EVss			-0.3 to +0.3	V
	AVREF			-0.3 to $V_{DD} + 0.3^{Note}$	V
	AVss			-0.3 to +0.3	V
Input voltage	Vii	to P33, P40 P61, P64 to	P10 to P17, P20 to P27, P30 to P47, P50 to P57, P60, P67, P70 to P77, P120, 45, X1, X2, XT1, XT2, RESET	-0.3 to V _{DD} + 0.3 ^{Note}	>
	Vı2	P62, P63	N-ch open drain	-0.3 to +13	V
			On-chip pull-up resistor	-0.3 to V _{DD} + 0.3 ^{Note}	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3 ^{Note}	V
Analog input voltage	Van			AVss -0.3 to AVREF $+0.3$ ^{Note} and -0.3 to VDD $+0.3$ ^{Note}	V
Output current, high	Іон	Per pin		-7	mA
		all pins P	00 to P06, P40 to P47, P50 to 57, P64 to P67, P70 to P77, 142 to P145	-21	mA
			10 to P17, P30 to P33, P120, 130, P140, P141	-21	mA

Note Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (2/2)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, low	lou	Per pin	P00 to P06, P10 to P17, P30 to P33, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P120, P130, P140 to P145	14	mA
			P60 to P63	21	mA
		Total of all pins 49 mA	P00 to P06, P40 to P47, P50 to P57, P60, P61, P64 to P67, P70 to P77, P142 to P145	24.5	mA
			P10 to P17, P30 to P33, P62, P63, P120, P130, P140, P141	24.5	mA
Operating ambient temperature	Та	In normal operation mode		-40 to +125	°C
Storage temperature	T _{stg}			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

X1 Oscillator Characteristics

(TA = -40 to +125°C, 3.3 V \leq VDD = EVDD \leq 5.5 V, 3.3 V \leq AVREF \leq VDD, VSS = EVSS = AVSS = 0 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic	Vss X1 X2	Oscillation frequency	4.0 V ≤ V _{DD} < 5.5 V	2.0		8.38	MHz
resonator ^{Note 2}	C1= C2=	(f _{XP}) ^{Note 1}	3.3 V ≤ V _{DD} < 4.0 V	2.0		5.0	
Crystal	Vss X1 X2	Oscillation frequency	4.0 V ≤ V _{DD} < 5.5 V	2.0		8.38	MHz
resonator ^{Note 2}	C1= C2=	(f _{XP}) ^{Note 1}	3.3 V ≤ V _{DD} < 4.0 V	2.0		5.0	
External	X1 X2	X1 input frequency	4.0 V ≤ V _{DD} < 5.5 V	2.0		8.38	MHz
clock ^{Note 2}		(fxp) ^{Note 1}	$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	2.0		5.0	
		X1 input high-/low-	4.0 V ≤ V _{DD} < 5.5 V	56		500	ns
	\vdash	level width (txph, txpl)	3.3 V ≤ V _{DD} < 4.0 V	96		500	

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. Connect the REGC pin directly to VDD.
- Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - · Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - Since the CPU is started by the Ring-OSC after reset is released, check the oscillation stabilization time of the X1 input clock using the oscillation stabilization time status register (OSTC). Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Ring-OSC Oscillator Characteristics

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 3.3 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AV}_{REF} \le V_{DD}, \text{Vss} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Resonator	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
On-chip Ring-OSC oscillator	Oscillation frequency (fR)		120	240	495	kHz

Subsystem Clock Oscillator Characteristics

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 3.3 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AVREF} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT2 XT1 Rd C4 C3 T	Oscillation frequency (fxr) ^{Note}		32	32.768	35	kHz
External clock	XT2 XT1	XT1 input frequency (fxr) ^{Note}		32		38.5	kHz
	7	XT1 input high-/low-level width (txth, txtl)		12		15	μs

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - . Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. The subsystem clock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

DC Characteristics (1/3) $(T_A = -40 \text{ to } +125 ^{\circ}\text{C}, \ 3.3 \text{ V} \leq \text{V}_{DD} = \text{EV}_{DD} \leq 5.5 \text{ V}, \ 3.3 \text{ V} \leq \text{AV}_{REF} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	C	Condition	s	MIN.	TYP.	MAX.	Unit
Output current, high	Іон	Per pin		$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			-3.5	mA
		•	Total of P10 to P17, P30 to P33, P120, P130, P140, P141				-17.5	mA
		Total of P00 to P06, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P142 to P145 $4.0 \text{ V} \le$		4.0 V ≤ V _{DD} ≤ 5.5 V			-17.5	mA
		All pins		$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$			-7	mA
Output current, low	Іоь	Per pin for P00 to P0 to P17, P30 to P33, P47, P50 to P57, P6 P67, P70 to P77, P1 P130, P140 to P145	P40 to 64 to 120,	4.0 V ≤ V _{DD} ≤ 5.5 V			7	mA
		Per pin for P60 to P6	63	4.0 V ≤ V _{DD} ≤ 5.5 V			10.5	mA
		Total of P10 to P17, P30 to P33, P62, P63, P120, P130, P140, P141		4.0 V ≤ V _{DD} ≤ 5.5 V			21	mA
		Total of P00 to P06, P40 to P47, P50 to P57, P60, P61, P64 to P67, P70 to P77, P142 to P145		4.0 V ≤ V _{DD} ≤ 5.5 V			21	mA
		All pins		$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			7	mA
Input voltage, high	V _{IH1}	P12, P13, P15, P40 P67, P144, P145	to P47,	P50 to P57, P64 to	0.7V _{DD}		V _{DD}	V
	V _{IH2}	P00 to P06, P10, P1 P33, P70 to P77, P1		· · · · · <u></u>	0.8V _{DD}		V _{DD}	V
	V _{IH3}	P20 to P27 ^{Note}			0.7AVREF		AVREF	V
	V _{IH4}	P60, P61			0.75V _{DD}		V _{DD}	V
	V _{IH5}	P62, P63	N-ch o	pen drain	0.7V _{DD}		12	V
			On-chi	p pull-up resistor	0.7V _{DD}		V _{DD}	V
	V _{IH6}	X1, X2, XT1, XT2			V _{DD} - 0.5		V _{DD}	V
Input voltage, low	V _{IL1}	P12, P13, P15, P40 to P47, P50 to P57, P64 to P67, P144, P145			0		0.3V _{DD}	V
	V _{IL2}		P00 to P06, P10, P11, P14, P16, P17, P30 to P33, P70 to P77, P120, P140 to P143, RESET				0.2V _{DD}	V
	VIL3	P20 to P27 ^{Note}			0		0.3AV _{REF}	V
	VIL4	P60, P61			0		0.25V _{DD}	V
	VIL5	P62, P63			0		0.3V _{DD}	V
	V _{IL6}	X1, X2, XT1, XT2			0		0.4	V

Note When used as digital input ports, set AVREF = VDD.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (2/3)

(Ta = -40 to +125°C, 3.3 V \leq VDD = EVDD \leq 5.5 V, 3.3 V \leq AVREF \leq VDD, Vss = EVss = AVss = 0 V)

Parameter	Symbol		Conditio	ns	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон	Total of P10 to P33, P12 P140, P141 lон = -17.5 и		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $loh = -3.5 \text{ mA}$	V _{DD} – 1.0			٧
		to P47, P50	to P06, P40 to P57, P64 to P77, P142	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{I}_{\text{OH}} = -3.5 \text{ mA}$	V _{DD} – 1.0			V
		Іон = −100 μ	ιΑ	3.3 V ≤ V _{DD} < 4.0 V	V _{DD} - 0.5			V
Output voltage, low	Vol1	to P33, P62	Total of P10 to P17, P30 D P33, P62, P63, P120, P130, P140, P141 4.0 V ≤ V _{DD} ≤ 5.5 V, IoL = 7 mA				1.3	V
		to P47, P50		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL} = 7 \text{ mA}$			1.3	V
		IoL = 400 μΑ	١	$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			0.4	٧
	V _{OL2}	P60 to P63		IoL = 10.5 mA			2.0	V
Input leakage current, high	Ішн1	Vi = Vdd	P33, P40 to P P61, P64 to P	10 to P17, P30 to 47, P50 to P57, P60, 67, P70 to P77, DP145, RESET			10	μΑ
		VI = AVREF	P20 to P27				10	μΑ
	I _{LIH2}	Vı = Vdd	X1, X2 ^{Note 1} , XT	1, XT2 ^{Note 1}			20	μΑ
	Ішнз	Vı = 12 V	P62, P63 (N-c	ch open drain)			40	μΑ
Input leakage current, low	ILIL1	V1 = 0 V	P00 to P06, P10 to P17, P20 to P27, P30 to P33, P40 to P47, P50 to P57, P60, P61, P64 to P67, P70 to P77, P120, P140 to P145, RESET				-10	μΑ
	I _{LIL2}		X1, X2 ^{Note 1} , XT	1, XT2 ^{Note 1}			-20	μΑ
	ILIL3		P62, P63 (N-c	ch open drain)			-10 ^{Note 2}	μΑ
Output leakage current, high	Ісон	Vo = VDD					10	μΑ
Output leakage current, low	ILOL	Vo = 0 V					-10	μΑ
Pull-up resistance value	RL	Vı = 0 V			10	30	120	kΩ

- Notes 1. When the inverse level of X1 is input to X2 and the inverse level of XT1 is input to XT2.
 - 2. If there is no on-chip pull-up resistor for P62 and P63 (specified by a mask option) and if port 6 has been set to input mode when a read instruction is executed to read from port 6, a low-level input leakage current of up to $-55 \mu A$ flows during only one cycle. At all other times, the maximum leakage current is $-10 \mu A$.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (3/3)

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, 3.3 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AV}_{REF} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol		Condition	s	MIN.	TYP.	MAX.	Unit
Supply	I _{DD1}	X1 crystal	fxp = 8.38 MHz	When A/D converter is stopped		6.7	15.0	mA
current ^{Note 1}		oscillation operating mode ^{Note 2}	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 3}}$	When A/D converter is operating ^{Note 7}		7.7	17.0	mA
	I _{DD2}	X1 crystal oscillation HALT	$f_{XP} = 8.38 \text{ MHz}$ $V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 3}}$	When peripheral functions are stopped		1.5	4.7	mA
		mode		When peripheral functions are operating			8.7	mA
	IDD3	Ring-OSC operating mode ^{Note 4}	$V_{DD} = 5.0 \text{ V} \pm 10\%$			0.28	2.82	mA
	IDD4	32.768 kHz crystal oscillation operating mode ^{Notes 4, 6}	V _{DD} = 5.0 V ±10%	V _{DD} = 5.0 V ±10%		38	1800	μΑ
	IDD5	32.768 kHz crystal oscillation HALT mode ^{Notes 4, 6}	V _{DD} = 5.0 V ±10%			20	1700	μΑ
	I _{DD6}	STOP mode	V _{DD} = 5.0 V ±10%	POC: OFF, RING: OFF		0.1	1700	μΑ
				POC: OFF, RING: ON		14	1800	μΑ
				POC: ON ^{Note 5} , RING: OFF		3.5	1700	μΑ
				POC: ON ^{Note 5} , RING: ON		17.5	1800	μΑ

- **Notes 1.** Total current flowing through the internal power supply (VDD). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).
 - 2. IDD1 includes peripheral operation current.
 - 3. When PCC = 00H.
 - 4. When X1 oscillator is stopped.
 - **5.** Including when LVIE (bit 4 of LVIM) = 1 with POC-OFF selected by a mask option.
 - 6. When POC-OFF (including LVIE = 0) is selected by a mask option and Ring-OSC oscillation is stopped.
 - 7. Including the current that flows through the AVREF pin.

AC Characteristics

(1) Basic operation


(Ta = -40 to +125°C, 3.3 V \leq VDD = EVDD \leq 5.5 V, 3.3 V \leq AVREF \leq VDD, Vss = EVss = AVss = 0 V)

Parameter	Symbol		С	onditions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main	X1 input	$4.0~V \leq V_{DD} \leq 5.5~V$	0.238		16	μS
instruction execution time)		clock	clock	$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	0.4		16	μS
			Ring-OSC	clock	4.04	8.33	16.67	μS
		Subsystem	n clock oper	ation	114	122	125	μS
TI000, TI010, TI001 ^{Note 1} , TI011 ^{Note 1} input high-level width,	tтіно, tтіLo	4.0 V ≤ V _{DI}	o ≤ 5.5 V		2/f _{sam} + 0.1 ^{Note 2}			μS
low-level width		3.3 V ≤ V _{DI}	3.3 V ≤ V _{DD} < 4.0 V					μS
TI50, TI51 input frequency	f T15	4.0 V ≤ V _{DI}	o ≤ 5.5 V				8.38	MHz
		3.3 V ≤ V _{DI}	o < 4.0 V				5	MHz
TI50, TI51 input high-level width,	t TIH5,	4.0 V ≤ V _{DI}	o ≤ 5.5 V		59.6			ns
low-level width	t TIL5	3.3 V ≤ V _{DI}	o < 4.0 V		100			ns
Interrupt input high-level width, low-level width	tinth, tintl				1			μS
Key return input low-level width	t kr	4.0 V ≤ V _{DI}	o ≤ 5.5 V		59.6			ns
		3.3 V ≤ VDI	o < 4.0 V		100			ns
RESET low-level width	trsl				10			μS

Notes 1. μ PD780146(A2) and 780148(A2) only.

2. Selection of f_{sam} = f_{xP}, f_{xP}/4, f_{xP}/256, or f_{xP}, f_{xP}/16, f_{xP}/64 is possible using bits 0 and 1 (PRM000, PRM001 or PRM010, PRM011) of prescaler mode registers 00 and 01 (PRM00, PRM01). Note that when selecting the TI000 or TI001 valid edge as the count clock, f_{sam} = f_{xP}.

Tcy vs. Vdd (X1 Input Clock Operation)



(2) Serial interface

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 3.3 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$

(a) UART mode (UART6, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					261.9	kbps

(b) UART mode (UART0, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					261.9	kbps

(c) 3-wire serial I/O mode (master mode, SCK1n... internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1n cycle time	tkcY1	4.0 V ≤ V _{DD} < 5.5 V	240			ns
		3.3 V ≤ V _{DD} < 4.0 V	400			ns
SCK1n high-/low-level width	t кн1,		tkcy1/2 - 10			ns
	t KL1					
SI1n setup time (to SCK1n↑)	tsıĸ1		30			ns
SI1n hold time (from SCK1n↑)	tksi1		30			ns
Delay time from SCK1n↓ to	tkso1	C = 100 pF ^{Note}			30	ns
SO1n output						

Note C is the load capacitance of the SCK1n and SO1n output lines.

(d) 3-wire serial I/O mode (slave mode, SCK1n... external clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1n cycle time	tkcy2		400			ns
SCK1n high-/low-level width	tkH2,		tксү2/2			ns
SI1n setup time (to SCK1n↑)	tsik2		80			ns
SI1n hold time (from SCK1n↑)	tksi2		50			ns
Delay time from SCK1n ↓ to SO1n output	tkso2	C = 100 pF ^{Note}			120	ns

Note C is the load capacitance of the SO1n output line.

Remark n = 0: $\mu PD780143(A2)$, 780144(A2)

n = 0, 1: $\mu PD780146(A2), 780148(A2)$

(e) 3-wire serial I/O mode with automatic transmit/receive function (SCKA0... internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKA0 cycle time	tксүз		1200			ns
SCKA0 high-/low-level width	t тнз, t тьз		tксүз/2 – 100			ns
SIA0 setup time (to SCKA0 ↑)	tsik3		100			ns
SIA0 hold time (from SCKA0↑)	tksi3		300			ns
Delay time from SCKA0↓ to SOA0 output	tkso3	C = 100 pF ^{Note}			300	ns
Time from SCKA0↑ to STB0↑	tsbd		tксүз/2 – 100			ns
Strobe signal high-level width	tssw		tксүз – 60			ns
Busy signal setup time (to busy signal detection timing)	tBYS		100			ns
Busy signal hold time (from busy signal detection timing)	tвүн		150			ns
Time from busy inactive to SCKA0 ↓	tsps				21ксүз	ns


Note C is the load capacitance of the SCKA0 and SOA0 output lines.

(f) 3-wire serial I/O mode with automatic transmit/receive function (SCKA0 ... external clock input)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKA0 cycle time	tkcy4		1200			ns
SCKA0 high-/low-level width	tkH4, tkL4		600			ns
SIA0 setup time (to SCKA0 ↑)	tsık4		100			ns
SIA0 hold time (from SCKA0↑)	tksi4		300			ns
Delay time from SCKA0↓ to SOA0 output	tkso4	C = 100 pF ^{Note}			300	ns
SCKA0 rise/fall time	tr4, tr4				1000	ns

Note C is the load capacitance of the SOA0 output line.


AC Timing Test Points (Excluding X1 Input)




Clock Timing




TI Timing






Interrupt Request Input Timing




Note μ PD780146(A2) and 780148(A2) only.

RESET Input Timing



Serial Transfer Timing

3-wire serial I/O mode:




Remark m = 1, 2


n = 0: μ PD780143(A2), 780144(A2)

n = 0, 1: μ PD780146(A2), 780148(A2)

3-wire serial I/O mode with automatic transmit/receive function:



3-wire serial I/O mode with automatic transmit/receive function (busy processing):



Note The signal is not actually driven low here; it is shown as such to indicate the timing.

A/D Converter Characteristics

(Ta = -40 to +125°C, 3.3 V \leq VDD = EVDD \leq 5.5 V, 3.3 V \leq AVREF \leq VDD, VSS = EVSS = AVSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Notes 1, 2}		4.0 V ≤ AV _{REF} ≤ 5.5 V		±0.2	±0.7	%FSR
		3.3 V ≤ AV _{REF} < 4.0 V		±0.3	±0.9	%FSR
Conversion time	tconv	4.0 V ≤ AV _{REF} ≤ 5.5 V	16		48	μs
		3.3 V ≤ AV _{REF} < 4.0 V	19		48	μs
Zero-scale error ^{Notes 1, 2}		4.0 V ≤ AV _{REF} ≤ 5.5 V			±0.7	%FSR
		3.3 V ≤ AV _{REF} < 4.0 V			±0.9	%FSR
Full-scale error ^{Notes 1, 2}		4.0 V ≤ AV _{REF} ≤ 5.5 V			±0.7	%FSR
		3.3 V ≤ AVREF < 4.0 V			±0.9	%FSR
Integral non-linearity error ^{Note 1}		4.0 V ≤ AV _{REF} ≤ 5.5 V			±5.5	LSB
		3.3 V ≤ AV _{REF} < 4.0 V			±7.5	LSB
Differential non-linearity error Note 1		4.0 V ≤ AV _{REF} ≤ 5.5 V			±2.5	LSB
		3.3 V ≤ AV _{REF} < 4.0 V			±3.0	LSB
Analog input voltage	VIAN		AVss		AVREF	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).


2. This value is indicated as a ratio (%FSR) to the full-scale value.

POC Circuit Characteristics ($T_A = -40 \text{ to } +125^{\circ}\text{C}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V _{POC0}	Mask option = 3.5 V	3.3	3.5	3.76	V
Power supply rise time	t PTH	Vdd: 0 V \rightarrow 3.3 V	0.002			ms
Response delay time 1 ^{Note}	t ртнD	When power supply rises, after reaching detection voltage (MAX.)			3.0	ms
Response delay time 2 ^{Note}	t PD	When VDD falls			1.0	ms
Minimum pulse width	t PW		0.2			ms

Note Time required from voltage detection to reset release.

POC Circuit Timing



LVI Circuit Characteristics ($T_A = -40 \text{ to } +125^{\circ}\text{C}$)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVIO		4.1	4.3	4.56	V
	V _L VI1		3.9	4.1	4.36	V
	V _{LVI2}		3.7	3.9	4.16	V
	V _L VI3		3.5	3.7	3.96	٧
	V _{LVI4}		3.3	3.5	3.76	V
Response time ^{Note 1}	t LD			0.2	2.0	ms
Minimum pulse width	tuw		0.2			ms
Reference voltage stabilization wait time ^{Note 2}	tLWAITO			0.5	2.0	ms
Operation stabilization wait time Note 3	t LWAIT1			0.1	0.2	ms

- Notes 1. Time required from voltage detection to interrupt output or internal reset output.
 - 2. Time required from setting LVIE to 1 to reference voltage stabilization when POC-OFF is selected by the mask option.
 - **3.** Time required from setting LVION to 1 to operation stabilization.

Remarks 1. VLVI0 > VLVI1 > VLVI2 > VLVI3 > VLVI4

2. $V_{POCn} < V_{LVIm}$ (n = 0 and 1, m = 0 to 4)

LVI Circuit Timing




Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics ($T_A = -40 \text{ to } +125^{\circ}\text{C}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR	When POC-OFF is selected by mask option	2.0		5.5	V
Release signal set time	tsrel		0			μs

CHAPTER 33 PACKAGE DRAWINGS

80-PIN PLASTIC TQFP (FINE PITCH) (12x12)




NOTE


Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
Α	14.0±0.2
В	12.0±0.2
С	12.0±0.2
D	14.0±0.2
F	1.25
G	1.25
Н	0.22±0.05
I	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5
M	0.145±0.05
N	0.08
Р	1.0
Q	0.1±0.05
R	3°+4° -3°
S	1.1±0.1
Т	0.25
U	0.6±0.15
	P80GK-50-9EU-1

80-PIN PLASTIC QFP (14x14)



detail of lead end





Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	17.20±0.20
В	14.00±0.20
С	14.00±0.20
D	17.20±0.20
F	0.825
G	0.825
Н	0.32±0.06
- 1	0.13
J	0.65 (T.P.)
K	1.60±0.20
L	0.80±0.20
М	$0.17^{+0.03}_{-0.07}$
N	0.10
Р	1.40±0.10
Q	0.125±0.075
R	3°+7°
S	1.70 MAX.

P80GC-65-8BT-1

CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, please contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 34-1. Surface Mounting Type Soldering Conditions (1/3)

(1) 80-pin plastic QFP (14 × 14)

```
 \mu \text{PD780143GC-} \times \times \times -8 \text{BT}, 780144 \text{GC-} \times \times -8 \text{BT}, 780144 \text{GC-} \times \times -8 \text{BT}, 780144 \text{GC-} \times -8 \text{BT}, 780144 \text{MGC-} \times -8 \text{BT}, 780144 \text{MGC-}
```

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: 2 times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: 2 times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	VP15-107-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Table 34-1. Surface Mounting Type Soldering Conditions (2/3)

(2) 80-pin plastic TQFP (fine pitch) (12 \times 12)

 $\mu \text{PD780143GK-} \times \times \text{-9EU}, 780144\text{GK-} \times \times \text{-9EU}, 780146\text{GK-} \times \times \text{-9EU}, 780148\text{GK-} \times \times \text{-9EU}, 780143\text{GK}(\text{A}) - \times \times \text{-9EU}, \\ \mu \text{PD780144GK}(\text{A}) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}) - \times \times \text{-9EU}, 780148\text{GK}(\text{A}) - \times \times \text{-9EU}, 780143\text{GK}(\text{A}1) - \times \times \text{-9EU}, \\ \mu \text{PD780144GK}(\text{A}1) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}1) - \times \times \text{-9EU}, 780143\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD780144GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, 780148\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD780144GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, 780148\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD780144GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, 780148\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD780144GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, 780148\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD780144GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, 780148\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD780144GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, 780148\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD780144GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, 780148\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD780144GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD780144GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD780144GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD78014GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD78014GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD78014GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD78014GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD78014GK}(\text{A}2) - \times \times \text{-9EU}, 780146\text{GK}(\text{A}2) - \times \times \text{-9EU}, \\ \mu \text{PD78014GK}(\text{A}2) - \times \times \text{-9EU},$

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: 2 times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: 2 times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	VP15-107-2
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Table 34-1. Surface Mounting Type Soldering Conditions (3/3)

(3) 80-pin plastic TQFP (fine pitch) (12 \times 12)

 $\mu \text{PD78F0148M1GK-9EU}, 78\text{F0148M2GK-9EU}, 78\text{F0148M3GK-9EU}, 78\text{F0148M3GK-9EU}, 78\text{F0148M4GK-9EU}, 78\text{F0148M5GK-9EU}, \\ \mu \text{PD78F0148M6GK-9EU}, 78\text{F0148M1GK(A)-9EU}, 78\text{F0148M2GK(A)-9EU}, 78\text{F0148M3GK(A)-9EU}, \\ \mu \text{PD78F0148M4GK(A)-9EU}, 78\text{F0148M5GK(A)-9EU}, 78\text{F0148M6GK(A)-9EU}, 78\text{F0148M6GK(A1)-9EU}, \\ \mu \text{PD78F0148M2GK(A1)-9EU}, 78\text{F0148M5GK(A1)-9EU}, \\ \mu \text{PD78F0148M2GK(A1)-9EU}, 78\text{F0148M5GK(A1)-9EU}, 78\text{F0148M6GK(A1)-9EU}, \\ \mu \text{PD78F0148M2GK(A1)-9EU}, 78\text{F0148M5GK(A1)-9EU}, \\ \mu \text{PD78F0148M2GK(A1)-9EU}, 78\text{F0148M5GK(A1)-9EU}, \\ \mu \text{PD78F0148M2GK(A1)-9EU}, \\ \mu \text{PD78F0148M2GK}, \\ \mu \text{PD78F0148$

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: 2 times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 hours)	IR35-103-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: 2 times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 hours)	VP15-103-2
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

CHAPTER 35 CAUTIONS FOR WAIT

35.1 Cautions for Wait

This product has two internal system buses.

One is a CPU bus and the other is a peripheral bus that interfaces with the low-speed peripheral hardware.

Because the clock of the CPU bus and the clock of the peripheral bus are asynchronous, unexpected illegal data may be passed if an access to the CPU conflicts with an access to the peripheral hardware.

When accessing the peripheral hardware that may cause a conflict, therefore, the CPU repeatedly executes processing, until the correct data is passed.

As a result, the CPU does not start the next instruction processing but waits. If this happens, the number of execution clocks of an instruction increases by the number of wait clocks (for the number of wait clocks, see **Table 35-1**). This must be noted when real-time processing is performed.

35.2 Peripheral Hardware That Generates Wait

Table 35-1 lists the registers that issue a wait request when accessed by the CPU, and the number of CPU wait clocks.

Table 35-1. Registers That Generate Wait and Number of CPU Wait Clocks

Peripheral Hardware	Register	Access	Number of Wait Clocks
Watchdog timer	WDTM	Write	3 clocks (fixed)
Serial interface UART0	ASIS0	Read	1 clock (fixed)
Serial interface UART6	ASIS6	Read	1 clock (fixed)
A/D converter	ADM	Write	2 to 5 clocks ^{Note}
	ADS	Write	(when ADM.5 flag = "1")
	PFM	Write	2 to 9 clocks ^{Note} (when ADM.5 flag = "0")
	PFT	Write	(wildin / ib iliag = 0)
	ADCR	Read	1 to 5 clocks (when ADM.5 flag = "1") 1 to 9 clocks (when ADM.5 flag = "0")
	(1/fcpu), and is rounded up fmacro: Macro operating	al point is truncated if it is less of it exceeds topul. g frequency 2) of ADM = "1": fx/2, when become	ss than topul after it has been multiplied by bit 5 (FR2) of ADM = "0": $fx/2^2$)

Note No wait cycle is generated for the CPU if the number of wait clocks calculated by the above expression is 1.

★ Caution When the CPU is operating on the subsystem clock and the X1 input clock is stopped (MCC = 1), do not access the registers listed above using an access method in which a wait request is issued.

Remark The clock is the CPU clock (fcpu).

35.3 Example of Wait Occurrence

<1> Watchdog timer

<On execution of MOV WDTM, A> Number of execution clocks: 8

(5 clocks when data is written to a register that does not issue a wait (MOV sfr, A).)

<On execution of MOV WDTM, #byte>
Number of execution clocks: 10

(7 clocks when data is written to a register that does not issue a wait (MOV sfr, #byte).)

<2> Serial interface UART6

<On execution of MOV A, ASIS6> Number of execution clocks: 6

(5 clocks when data is read from a register that does not issue a wait (MOV A, sfr).)

<3> A/D converter

Table 35-2. Number of Wait Clocks and Number of Execution Clocks on Occurrence of Wait (A/D Converter)

<On execution of MOV ADM, A; MOV ADS, A; or MOV A, ADCR>

• When fx = 10 MHz, tcpuL = 50 ns

Value of Bit 5 (FR2) of ADM Register	fсри	Number of Wait Clocks	Number of Execution Clocks
0	fx	9 clocks	14 clocks
	fx/2	5 clocks	10 clocks
	fx/2 ²	3 clocks	8 clocks
	fx/2 ³	2 clocks	7 clocks
	fx/2 ⁴	0 clocks (1 clock ^{Note})	5 clocks (6 clocks ^{Note})
1	fx	5 clocks	10 clocks
	fx/2	3 clocks	8 clocks
	fx/2 ²	2 clocks	7 clocks
	fx/2 ³	0 clocks (1 clock ^{Note})	5 clocks (6 clocks ^{Note})
	fx/2 ⁴	0 clocks (1 clock ^{Note})	5 clocks (6 clocks ^{Note})

Note On execution of MOV A, ADCR

Remark The clock is the CPU clock (fcpu).

fx: X1 input clock frequency tcpuL: Low-level width of CPU clock

APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for the development of systems that employ the 78K0/KF1. Figure A-1 shows the development tool configuration.

• Support for PC98-NX series

Unless otherwise specified, products supported by IBM PC/AT[™] compatibles are compatible with PC98-NX series computers. When using PC98-NX series computers, refer to the explanation for IBM PC/AT compatibles.


• Windows

Unless otherwise specified, "Windows" means the following OSs.

- Windows 3.1
- Windows 95, 98, 2000
- Windows NT[™] Ver 4.0

Figure A-1. Development Tool Configuration (1/2)


★ (1) When using the in-circuit emulators IE-78K0-NS, IE-78K0-NS-A



- **Notes 1.** The C library source file is not included in the software package.
 - **2.** The project manager is included in the assembler package. The project manager is only used for Windows.
 - 3. Products other than in-circuit emulators IE-78K0-NS and IE-78K0-NS-A are all sold separately.

Figure A-1. Development Tool Configuration (2/2)

(2) When using the in-circuit emulator IE-78K0K1-ET



- **Notes 1.** The C library source file is not included in the software package.
 - **2.** The project manager is included in the assembler package. The project manager is only used for Windows.
 - **3.** In-circuit emulator IE-78K0K1-ET is supplied with integrated debugger ID78K0-NS, a device file, power supply unit, and PCI bus interface adapter IE-70000-PCI-IF-A. Any other products are sold separately.

A.1 Software Package

SP78K0	Development tools (software) common to the 78K/0 Series are combined in this package.	
78K/0 Series software package	Part number: µSxxxxSP78K0	

Remark ×××× in the part number differs depending on the host machine and OS used.



××××	Host Machine	os	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	

A.2 Language Processing Software

RA78K0 Assembler package	This assembler converts programs written in mnemonics into object codes executable with a microcontroller. This assembler is also provided with functions capable of automatically creating symbol tables and branch instruction optimization. This assembler should be used in combination with a device file (DF780148) (sold separately). Precaution when using RA78K0 in PC environment> This assembler package is a DOS-based application. It can also be used in Windows, however, by using the Project Manager (included in assembler package) on Windows.
CC78K0 C compiler package	Part number: μSxxxxRA78K0 This compiler converts programs written in C language into object codes executable with a microcontroller. This compiler should be used in combination with an assembler package and device file (both sold separately). Precaution when using CC78K0 in PC environment> This C compiler package is a DOS-based application. It can also be used in Windows, however, by using the Project Manager (included in assembler package) on Windows. Part number: μSxxxxCC78K0
DF780148 ^{Note 1} Device file	This file contains information peculiar to the device. This device file should be used in combination with a tool (RA78K0, CC78K0, SM78K0, ID78K0-NS, and ID78K0) (all sold separately). The corresponding OS and host machine differ depending on the tool to be used. Part number: μ S××××DF780148
CC78K0-L ^{Note 2} C library source file	This is a source file of the functions that configure the object library included in the C compiler package. This file is required to match the object library included in the C compiler package to the user's specifications. Since this is a source file, its working environment does not depend on any particular operating system. Part number: \$\mu S \times C C 78 K 0 - L\$

- Notes 1. The DF780148 can be used in common with the RA78K0, CC78K0, SM78K0, ID78K0-NS, and ID78K0.
 - 2. The CC78K0-L is not included in the software package (SP78K0).

Remark xxx in the part number differs depending on the host machine and OS used.

 $\mu \text{S} \times \times \times \text{RA78K0} \\ \mu \text{S} \times \times \times \text{CC78K0}$

××××	Host Machine	OS	Supply Medium
AB13	PC-9800 series,	Windows (Japanese version)	3.5-inch 2HD FD
BB13	IBM PC/AT compatibles	Windows (English version)	
AB17		Windows (Japanese version)	CD-ROM
BB17		Windows (English version)	
3P17	HP9000 series 700™	HP-UX [™] (Rel. 10.10)	
3K17	SPARCstation [™]	SunOS [™] (Rel. 4.1.4), Solaris [™] (Rel. 2.5.1)	

 $\mu \text{S} \times \times \times \text{DF780148} \\ \mu \text{S} \times \times \times \text{CC78K0-L}$

××××	Host Machine	os	Supply Medium
AB13	PC-9800 series,	Windows (Japanese version)	3.5-inch 2HD FD
BB13	IBM PC/AT compatibles	Windows (English version)	
3P16	HP9000 series 700	HP-UX (Rel. 10.10)	DAT
3K13	SPARCstation	SunOS (Rel. 4.1.4),	3.5-inch 2HD FD
3K15		Solaris (Rel. 2.5.1)	1/4-inch CGMT

* A.3 Control Software

Project manager	This is control software designed to enable efficient user program development in the Windows environment. All operations used in development of a user program, such as starting the editor, building, and starting the debugger, can be performed from the project manager. Caution>
	The project manager is included in the assembler package (RA78K0).
	It can only be used in Windows.

A.4 Flash Memory Writing Tools

Flash programmer dedicated to microcontrollers with on-chip flash memory. Plash programmer dedicated to microcontrollers with on-chip flash memory. Plash programmer dedicated to microcontrollers with on-chip flash memory. Plash programmer dedicated to microcontrollers with on-chip flash memory. Plash programmer dedicated to microcontrollers with on-chip flash memory.	
FA-80GK-9EU FA-80GC-8BT Flash memory writing adapter used connected to the Flashpro III/Flashpro IV. FA-80GC-8BT Fa-80GK-9EU: For 80-pin plastic TQFP (GK-9EU type) FA-80GC-8BT: For 80-pin plastic QFP (GC-8BT type)	

Remark FL-PR3, FL-PR4, FA-80GK-9EU, and FA-80GC-8BT are products of Naito Densei Machida Mfg. Co., Ltd.

TEL: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

A.5 Debugging Tools (Hardware)

A.5.1 When using in-circuit emulators IE-78K0-NS and IE-78K0-NS-A

IE-78K0-NS In-circuit emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a 78K/0 Series product. It corresponds to the integrated debugger (ID78K0-NS). This emulator should be used in combination with a power supply unit, emulation probe, and the interface adapter required to connect this emulator to the host machine.	
IE-78K0-NS-PA Performance board	d	This board is connected to the IE-78K0-NS to expand its functions. Adding this board adds a coverage function and enhances debugging functions such as tracer and timer functions.	
IE-78K0-NS-A In-circuit emulator		Product that combines the IE-78K0-NS and IE-78K0-NS-PA	
IE-70000-MC-PS-E Power supply unit	3	This adapter is used for supplying power from a 100 V to 240 V AC outlet.	
IE-70000-98-IF-C Interface adapter		This adapter is required when using a PC-9800 series computer (except notebook type) as the host machine (C bus compatible).	
IE-70000-CD-IF-A PC card interface		This is PC card and interface cable required when using a notebook-type computer as the host machine (PCMCIA socket compatible).	
IE-70000-PC-IF-C Interface adapter		This adapter is required when using an IBM PC/AT compatible computer as the host machine (ISA bus compatible).	
IE-70000-PCI-IF-A Interface adapter		This adapter is required when using a computer with a PCI bus as the host machine.	
IE-780148-NS-EM1 Emulation board		This board emulates the operations of the peripheral hardware peculiar to a device. It should be used in combination with an in-circuit emulator.	
NP-80GK NP-H80GK-TQ		This probe is used to connect the in-circuit emulator and target system, and is designed for an 80-pin plastic TQFP (GK-9EU type).	
Emulation probe	TGK-080SDW Conversion adapter	This conversion adapter is used to connect the NP-80GK and target system board on which an 80-pin plastic TQFP (GK-9EU type) can be mounted.	
NP-80GC Emulation probe		This probe is used to connect the in-circuit emulator and target system, and is designed for an 80-pin plastic QFP (GC-8BT type).	
EV-9200GC-80 Conversion socket		This conversion socket is used to connect the NP-80GC and target system board on which an 80-pin plastic QFP (GC-8BT type) can be mounted.	
NP-80GC-TQ NP-H80GC-TQ		This probe is used to connect the in-circuit emulator and target system, and is designed for an 80-pin plastic QFP (GC-8BT type).	
Emulation probe TGC-080SBP Conversion adapter		This conversion adapter is used to connect the NP-80GC-TQ or NP-H80GC-TQ and a target system board on which an 80-pin plastic QFP (GC-8BT type) can be mounted.	

Remarks 1. NP-80GK, NP-H80GK-TQ, NP-80GC, NP-80GC-TQ, and NP-H80GC-TQ are products of Naito Densei Machida Mfg. Co., Ltd.

TEL: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

2. TGK-080SDW and TGC-080SBP are products of TOKYO ELETECH CORPORATION.

For further information, contact: Daimaru Kogyo, Ltd.

Tokyo Electronics Department (TEL +81-3-3820-7112)

Osaka Electronics Department (TEL +81-6-6244-6672)

- 3. EV-9200GC-80 is sold in five-device units.
- **4.** TGK-080SDW and TGC-080SBP are sold in individual units.

★ A.5.2 When using in-circuit emulator IE-78K0K1-ET

IE-78K0K1-ETNotes 1, 2 In-circuit emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a 78K0/Kx1 product. It corresponds to the integrated debugger (ID78K0-NS). This emulator should be used in combination with a power supply unit, emulation probe, and the interface adapter required to connect this emulator to the host machine.	
IE-70000-98-IF-C Interface adapter		This adapter is required when using a PC-9800 series computer (except notebook type) as the host machine (C bus compatible).	
IE-70000-CD-IF-A PC card interface		This is PC card and interface cable required when using a notebook-type computer as the host machine (PCMCIA socket compatible).	
IE-70000-PC-IF-C Interface adapter		This adapter is required when using an IBM PC/AT compatible computer as the host machine (ISA bus compatible).	
IE-70000-PCI-IF-A		This adapter is required when using a computer with a PCI bus as the host machine. This is supplied with IE-78K0K1-ET.	
NP-80GK NP-H80GK-TQ		This probe is used to connect the in-circuit emulator and target system, and is designed for an 80-pin plastic TQFP (GK-9EU type).	
Emulation probe	TGK-080SDW Conversion adapter	This conversion adapter is used to connect the NP-80GK and target system board on which an 80-pin plastic TQFP (GK-9EU type) can be mounted.	
NP-80GC Emulation probe		This probe is used to connect the in-circuit emulator and target system, and is designed for an 80-pin plastic QFP (GC-8BT type).	
EV-9200GC-80 Conversion socket		This conversion socket is used to connect the NP-80GC and target system board on which an 80-pin plastic QFP (GC-8BT type) can be mounted.	
NP-80GC-TQ NP-H80GC-TQ		This probe is used to connect the in-circuit emulator and target system, and is designed for an 80-pin plastic QFP (GC-8BT type).	
Emulation probe	TGC-080SBP Conversion adapter	This conversion adapter is used to connect the NP-80GC-TQ or NP-H80GC-TQ and a target system board on which an 80-pin plastic QFP (GC-8BT type) can be mounted.	

- **Notes 1.** IE-78K0K1-ET is supplied with a power supply unit and PCI bus interface adapter IE-70000-PCI-IF-A. It is also supplied with integrated debugger ID78K0-NS and a device file as control software.
 - 2. Under development
- Remarks 1. NP-80GK, NP-H80GK-TQ, NP-80GC, NP-80GC-TQ, and NP-H80GC-TQ are products of Naito Densei Machida Mfg. Co., Ltd.

TEL: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

2. TGK-080SDW and TGC-080SBP are products of TOKYO ELETECH CORPORATION.

For further information, contact: Daimaru Kogyo, Ltd.

Tokyo Electronics Department (TEL +81-3-3820-7112)

Osaka Electronics Department (TEL +81-6-6244-6672)

- 3. EV-9200GC-80 is sold in five-device units.
- 4. TGK-080SDW and TGC-080SBP are sold in individual units.

A.6 Debugging Tools (Software)

*	SM78K0 System simulator	This is a system simulator for the 78K/0 Series. The SM78K0 is Windows-based software. It is used to perform debugging at the C source level or assembler level while simulating the operation of the target system on a host machine. Use of the SM78K0 allows the execution of application logical testing and performance testing on an independent basis from hardware development, thereby providing higher development efficiency and software quality. The SM78K0 should be used in combination with the device file (DF780148) (sold separately).
*	ID78K0-NS Integrated debugger (supporting in-circuit emulators IE-78K0-NS, IE-78K0-NS-A, and IE-78K0K1-ET)	Part number: μSxxxSM78K0 This debugger supports the in-circuit emulators for the 78K/0 Series. The ID78K0-NS is Windows-based software. It has improved C-compatible debugging functions and can display the results of tracing with the source program using an integrating window function that associates the source program, disassemble display, and memory display with the trace result. It should be used in combination with the device file (sold separately). Part number: μSxxxID78K0-NS

 $\textbf{Remark} \quad \times\!\!\times\!\!\times\! \text{ in the part number differs depending on the host machine and OS used.}$


	××××	Host Machine	OS	Supply Medium
	AB13	PC-9800 series,	Windows (Japanese version)	3.5-inch 2HD FD
Ì	BB13	IBM PC/AT compatibles	Windows (English version)	
	AB17		Windows (Japanese version)	CD-ROM
	BB17		Windows (English version)	

A.7 Embedded Software

RX78K0	The RX78K0 is a real-time OS conforming to the μ ITRON specifications.
Real-time OS	A tool (configurator) for generating the nucleus of the RX78K0 and multiple information
	tables is supplied.
	Used in combination with an assembler package (RA78K0) and device file (DF780148)
	(both sold separately).
	<pre><pre>caution when using RX78K0 in PC environment></pre></pre>
	The real-time OS is a DOS-based application. It should be used in the DOS prompt when
	using it in Windows.
	Part number: μSxxxxRX78013-ΔΔΔΔ

Caution To purchase the RX78K0, first fill in the purchase application form and sign the user agreement.

Remark $\times \times \times \times$ and $\Delta \Delta \Delta \Delta$ in the part number differ depending on the host machine and OS used.



AA13 PC-9800 series Windows (Japanese version)
AB13 IBM PC/AT compatibles Windows (English version)

Windows (English version)

Windows (English version)

APPENDIX B NOTES ON TARGET SYSTEM DESIGN

The following shows a diagram of the connection conditions between the emulation probe and conversion adapter. Design your system making allowances for conditions such as the shape of parts mounted on the target system, as shown below.

 Emulation Probe
 Conversion Adapter
 Distance Between IE System and Conversion Adapter

 NP-80GC
 EV-9200GC-80
 170 mm

 NP-80GC-TQ
 TGC-080SBP
 170 mm

 NP-H80GC-TQ
 370 mm


 NP-80GK
 TGK-080SDW
 170 mm

Table B-1. Distance Between IE System and Conversion Adapter

Figure B-1. Distance Between IE System and Conversion Adapter

370 mm

NP-H80GK-TQ



Note Distance when using NP-80GC, NP-80GC-TQ, and NP-80GK. This is 370 mm when using NP-H80GC-TQ and NP-H80GK-TQ.

Remark The NP-80GC, NP-80GC-TQ, NP-H80GC-TQ, NP-80GK, and NP-H80GK-TQ are products of Naito Densei Machida Mfg. Co., Ltd.

The TGC-080SBP and TGK-080SDW are products of TOKYO ELETECH CORPORATION.




Figure B-2. Connection Conditions of Target System (When Using NP-80GC-TQ)




Figure B-3. Connection Conditions of Target System (When Using NP-H80GC-TQ)




Figure B-4. Connection Conditions of Target System (When Using NP-80GK)




Figure B-5. Connection Conditions of Target System (When Using NP-H80GK-TQ)

C.1 Register Index (In Alphabetical Order with Respect to Register Names)

A/D conversion result register (ADCR)	284
A/D converter mode register (ADM)	281
Analog input channel specification register (ADS)	283
Asynchronous serial interface control register 6 (ASICL6)	333
Asynchronous serial interface operation mode register 0 (ASIM0)	303
Asynchronous serial interface operation mode register 6 (ASIM6)	327
Asynchronous serial interface reception error status register 0 (ASIS0)	305
Asynchronous serial interface reception error status register 6 (ASIS6)	329
Asynchronous serial interface transmission status register 6 (ASIF6)	330
Automatic data transfer address count register 0 (ADTC0)	381
Automatic data transfer address point specification register 0 (ADTP0)	386
Automatic data transfer interval specification register 0 (ADTI0)	388
[B]	
Baud rate generator control register 0 (BRGC0)	306
Baud rate generator control register 6 (BRGC6)	332
[C]	
Capture/compare control register 00 (CRC00)	177
Capture/compare control register 01 (CRC01)	177
Clock monitor mode register (CLM)	470
Clock output selection register (CKS)	273
Clock selection register 6 (CKSR6)	331
[D]	
Divisor selection register 0 (BRGCA0)	386
[E]	
8-bit timer compare register 50 (CR50)	215
8-bit timer compare register 51 (CR51)	215
8-bit timer counter 50 (TM50)	214
8-bit timer counter 51 (TM51)	214
8-bit timer H carrier control register 1 (TMCYC1)	238
8-bit timer H compare register 00 (CMP00)	233
8-bit timer H compare register 01 (CMP01)	233
8-bit timer H compare register 10 (CMP10)	
8-bit timer H compare register 11 (CMP11)	
8-bit timer H mode register 0 (TMHMD0)	
8-bit timer H mode register 1 (TMHMD1)	
8-bit timer mode control register 50 (TMC50)	218
8-bit timer mode control register 51 (TMC51)	
External interrupt falling edge enable register (EGN)	437

External interrupt rising edge enable register (EGP)	437
יון	
nput switch control register (ISC)	334
nternal expansion RAM size switching register (IXS)	497
nternal memory size switching register (IMS)	496
nterrupt mask flag register 0H (MK0H)	435
nterrupt mask flag register 0L (MK0L)	435
nterrupt mask flag register 1H (MK1H)	435
nterrupt mask flag register 1L (MK1L)	
nterrupt request flag register 0H (IF0H)	
nterrupt request flag register 0L (IF0L)	
nterrupt request flag register 1H (IF1H)	
nterrupt request flag register 1L (IF1L)	434
K]	
Key return mode register (KRM)	447
L]	
Low-voltage detection level selection register (LVIS)	
_ow-voltage detection register (LVIM)	481
M]	
Main clock mode register (MCM)	146
Main OSC control register (MOC)	147
Memory expansion mode register (MEM)	132
Memory expansion wait setting register (MM)	134
Multiplication/division data register A0 (MDA0H, MDA0L)	421
Multiplication/division data register B0 (MDB0)	
Multiplier/divider control register 0 (DMUC0)	423
oj	
Oscillation stabilization time counter status register (OSTC)	
Oscillation stabilization time select register (OSTS)	149, 451
[P]	
Port mode register 0 (PM0)	
Port mode register 1 (PM1)	
Port mode register 12 (PM12)	
Port mode register 14 (PM14)	
Port mode register 3 (PM3)	
Port mode register 4 (PM4)	
Port mode register 5 (PMS)	
Port mode register 7 (PM7)	
Port mode register 7 (PM7) Port register 0 (P0)	
Port register 0 (P0)	
Port register 12 (P12)	
Port register 13 (P13)	120

Port register 14 (P14)	126
Port register 2 (P2)	126
Port register 3 (P3)	126
Port register 4 (P4)	126
Port register 5 (P5)	126
Port register 6 (P6)	126
Port register 7 (P7)	126
Power-fail comparison mode register (PFM)	285
Power-fail comparison threshold register (PFT)	285
Prescaler mode register 00 (PRM00)	181
Prescaler mode register 01 (PRM01)	181
Priority specification flag register 0H (PR0H)	436
Priority specification flag register 0L (PR0L)	436
Priority specification flag register 1H (PR1H)	436
Priority specification flag register 1L (PR1L)	436
Processor clock control register (PCC)	143
Pull-up resistor option register 0 (PU0)	127
Pull-up resistor option register 1 (PU1)	127
Pull-up resistor option register 12 (PU12)	127
Pull-up resistor option register 14 (PU14)	127
Pull-up resistor option register 3 (PU3)	127
Pull-up resistor option register 4 (PU4)	127
Pull-up resistor option register 5 (PU5)	127
Pull-up resistor option register 6 (PU6)	127
Pull-up resistor option register 7 (PU7)	127
[R]	
Receive buffer register 0 (RXB0)	303
Receive buffer register 6 (RXB6)	
Remainder data register 0 (RXB0)	
Reset control flag register (RESF)	
Ring-OSC mode register (RCM)	
	140
Serial clock selection register 10 (CSIC10)	
Serial clock selection register 11 (CSIC11)	
Serial I/O shift register 0 (SIOA0)	
Serial I/O shift register 10 (SIO10)	
Serial I/O shift register 11 (SIO11)	
Serial operation mode register 10 (CSIM10)	361
Serial operation mode register 11 (CSIM11)	
Serial operation mode specification register 0 (CSIMA0)	
Serial status register 0 (CSIS0)	
Serial trigger register 0 (CSIT0)	
16-bit timer capture/compare register 000 (CR000)	
16-bit timer capture/compare register 001 (CR001)	
16-bit timer capture/compare register 010 (CR010)	173
16-bit timer capture/compare register 011 (CR011)	

16-bit timer counter 00 (TM00)	171
16-bit timer counter 01 (TM01)	171
16-bit timer mode control register 00 (TMC00)	174
16-bit timer mode control register 01 (TMC01)	174
16-bit timer output control register 00 (TOC00)	178
16-bit timer output control register 01 (TOC01)	178
[T]	
Timer clock selection register 50 (TCL50)	216
Timer clock selection register 51 (TCL51)	216
Transmit buffer register 10 (SOTB10)	360
Transmit buffer register 11 (SOTB11)	360
Transmit buffer register 6 (TXB6)	326
Transmit shift register 0 (TXS0)	302
[W]	
Watch timer operation mode register (WTM)	257
Watchdog timer enable register (WDTE)	266
Watchdog timer mode register (WDTM)	265

C.2 Register Index (In Alphabetical Order with Respect to Register Symbol)

[A]		
ADCR:	A/D conversion result register	284
ADM:	A/D converter mode register	281
ADS:	Analog input channel specification register	283
ADTC0:	Automatic data transfer address count register 0	381
ADTI0:	Automatic data transfer interval specification register 0	388
ADTP0:	Automatic data transfer address point specification register 0	386
ASICL6:	Asynchronous serial interface control register 6	333
ASIF6:	Asynchronous serial interface transmission status register 6	330
ASIM0:	Asynchronous serial interface operation mode register 0	303
ASIM6:	Asynchronous serial interface operation mode register 6	327
ASIS0:	Asynchronous serial interface reception error status register 0	305
ASIS6:	Asynchronous serial interface reception error status register 6	329
[B]		
BRGCA0:	Divisor selection register 0	
BRGC0:	Baud rate generator control register 0	306
BRGC6:	Baud rate generator control register 6	332
[C]		
CKS:	Clock output selection register	273
CKSR6:	Clock selection register 6	331
CLM:	Clock monitor mode register	470
CMP00:	8-bit timer H compare register 00	233
CMP01:	8-bit timer H compare register 01	233
CMP10:	8-bit timer H compare register 10	233
CMP11:	8-bit timer H compare register 11	233
CR000:	16-bit timer capture/compare register 000	171
CR001:	16-bit timer capture/compare register 001	171
CR010:	16-bit timer capture/compare register 010	173
CR011:	16-bit timer capture/compare register 011	173
CR50:	8-bit timer compare register 50	215
CR51:	8-bit timer compare register 51	215
CRC00:	Capture/compare control register 00	177
CRC01:	Capture/compare control register 01	
CSIC10:	Serial clock selection register 10	363
CSIC11:	Serial clock selection register 11	363
CSIM10:	Serial operation mode register 10	361
CSIM11:	Serial operation mode register 11	361
CSIMA0:	Serial operation mode specification register 0	382
CSIS0:	Serial status register 0	383
CSIT0:	Serial trigger register 0	385
[D]		
DMUC0:	Multiplier/divider control register 0	423

[E]		
EGN:	External interrupt falling edge enable register	437
EGP:	External interrupt rising edge enable register	437
[1]		
IF0H:	Interrupt request flag register 0H	434
IF0L:	Interrupt request flag register 0L	
IF1H:	Interrupt request flag register 1H	434
IF1L:	Interrupt request flag register 1L	434
IMS:	Internal memory size switching register	496
ISC:	Input switch control register	334
IXS:	Internal expansion RAM size switching register	497
[K]		
KRM:	Key return mode register	447
[L]		
LVIM:	Low-voltage detection register	481
LVIS:	Low-voltage detection level selection register	483
[M]		
MCM:	Main clock mode register	146
MDA0H:	Multiplication/division data register A0	421
MDA0L:	Multiplication/division data register A0	421
MDB0:	Multiplication/division data register B0	422
MEM:	Memory expansion mode register	132
MK0H:	Interrupt mask flag register 0H	435
MK0L:	Interrupt mask flag register 0L	
MK1H:	Interrupt mask flag register 1H	
MK1L:	Interrupt mask flag register 1L	
MM:	Memory expansion wait setting register	
MOC:	Main OSC control register	147
[0]		
OSTC:	Oscillation stabilization time counter status register	
OSTS:	Oscillation stabilization time select register	149, 451
[P]		
P0:	Port register 0	126
P1:	Port register 1	126
P12:	Port register 12	126
P13:	Port register 13	
P14:	Port register 14	
P2:	Port register 2	
P3:	Port register 3	
P4:	Port register 4	
P5:	Port register 5	
P6:	Port register 6	126

P7:	Port register 7	126
PCC:	Processor clock control register	143
PFM:	Power-fail comparison mode register	285
PFT:	Power-fail comparison threshold register	285
PM0:	Port mode register 0	123, 184, 366
PM1:	Port mode register 1	123, 220, 238, 307, 334, 366
PM12:	Port mode register 12	123
PM14:	Port mode register 14	123, 275, 389
PM3:	Port mode register 3	123, 220
PM4:	Port mode register 4	123
PM5:	Port mode register 5	123
PM6:	Port mode register 6	123
PM7:	Port mode register 7	123
PR0H:	Priority specification flag register 0H	436
PR0L:	Priority specification flag register 0L	436
PR1H:	Priority specification flag register 1H	436
PR1L:	Priority specification flag register 1L	436
PRM00:	Prescaler mode register 00	181
PRM01:	Prescaler mode register 01	181
PU0:	Pull-up resistor option register 0	127
PU1:	Pull-up resistor option register 1	127
PU12:	Pull-up resistor option register 12	127
PU14:	Pull-up resistor option register 14	127
PU3:	Pull-up resistor option register 3	127
PU4:	Pull-up resistor option register 4	127
PU5:	Pull-up resistor option register 5	127
PU6:	Pull-up resistor option register 6	127
PU7:	Pull-up resistor option register 7	127
[R]		
RCM:	Ring-OSC mode register	145
RESF:	Reset control flag register	468
RXB0:	Receive buffer register 0	302
RXB6:	Receive buffer register 6	326
[S]		
SDR0:	Remainder data register 0	420
SIO10:	Serial I/O shift register 10	360
SIO11:	Serial I/O shift register 11	360
SIOA0:	Serial I/O shift register 0	381
SOTB10:	Transmit buffer register 10	360
SOTB11:	Transmit buffer register 11	360
[T]		
TCL50:	Timer clock selection register 50	216
TCL51:	Timer clock selection register 51	216
TM00:	16-bit timer counter 00	171
TM01:	16-bit timer counter 01	171

TM50:	8-bit timer counter 50	214
TM51:	8-bit timer counter 51	214
TMC00:	16-bit timer mode control register 00	174
TMC01:	16-bit timer mode control register 01	174
TMC50:	8-bit timer mode control register 50	218
TMC51:	8-bit timer mode control register 51	218
TMCYC1:	8-bit timer H carrier control register 1	238
TMHMD0:	8-bit timer H mode register 0	234
TMHMD1:	8-bit timer H mode register 1	234
TOC00:	16-bit timer output control register 00	178
TOC01:	16-bit timer output control register 01	178
TXB6:	Transmit buffer register 6	326
TXS0:	Transmit shift register 0	302
[W]		
WDTE:	Watchdog timer enable register	
WDTM:	Watchdog timer mode register	265
WTM:	Watch timer operation mode register	257

*

The following table shows the revision history up to this edition. The "Applied to:" column indicates the chapters of each edition in which the revision was applied.

(1/5)

Edition	Description	Applied to:
1st edition (Modified version)	Modification of reset value of the following registers in Table 3-5 Special Function Register List • Serial I/O shift register 10 (SIO10) • Serial I/O shift register 11 (SIO11) • Interrupt mask flag register 1H (MK1H) Modification of manipulatable bit unit of the following register in Table 3-5 Special Function Register List	CHAPTER 3 CPU ARCHITECTURE
	Oscillation stabilization time counter status register (OSTC) Modification of manipulatable bit unit and clear condition in 6.3 (5) Oscillation stabilization time counter status register (OSTC)	CHAPTER 6 CLOCK GENERATOR
	Modification of Figure 6-13 Status Transition Diagram	
	Modification of Table 6-4 Oscillation Control Flags and Clock Oscillation Status	
	Modification of reset value in 7.2 (2) 16-bit timer capture/compare register 00n (CR00n) and (3) 16-bit timer capture/compare register 01n (CR01n)	CHAPTER 7 16-BIT TIMER/EVENT
	Modification of manipulatable bit unit in 7.3 (4) Prescaler mode register 0n (PRM0n)	COUNTERS 00 AND 01
	Addition of caution description in 13.6 (10) A/D conversion result register (ADCR) read operation	CHAPTER 13 A/D CONVERTER
	Modification of reset value in 16.2 (2) Serial I/O shift register 1n (SIO1n)	CHAPTER 16 SERIAL INTERFACES CSI10 AND CSI11 CHAPTER 19 INTERRUPT FUNCTIONS CHAPTER 21 STANDBY FUNCTION CHAPTER 23 CLOCK MONITOR CHAPTER 24 POWER- ON-CLEAR CIRCUIT
	Modification of reset value in 19.3 (2) Interrupt mask flag register (MK1H)	
	Modification of manipulatable bit unit and clear condition in 21.1.2 (1) Oscillation stabilization time counter status register (OSTC)	
	Modification of A/D converter item in Table 21-2 Operating Statuses in HALT Mode	
	Modification of stop condition of clock monitor in 23.1 Functions of Clock Monitor and 23.4 Operation of Clock Monitor	
	Addition of 24.4 Cautions for Power-on-Clear Circuit	
	Modification of Figure 25-3 Format of Low-Voltage Detection Level Selection Register (LVIS)	CHAPTER 25 LOW- VOLTAGE DETECTOR
	Addition of 25.5 Cautions for Low-Voltage Detector	
	Modification of description in 26.1 Outline of Regulator	CHAPTER 26 REGULATOR

(2/5)

Edition	Description	(2/5 Applied to:
1st edition	Modification of the following contents in CHAPTER 30 ELECTRICAL SPECIFICATIONS	CHAPTER 30
(Modified	(TARGET VALUES)	ELECTRICAL
ersion)	Absolute Maximum Ratings X4 Oscillator Characteristics	SPECIFICATIONS
	X1 Oscillator Characteristics Subsystem Characteristics	(TARGET VALUES)
	Subsystem Clock Oscillator Characteristics DC Characteristics	
	A/D Converter Characteristics	
	POC Circuit Characteristics	
	LVI Circuit Characteristics	
	Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics	
	(deletion of data retention supply current)	
	Deletion of Ring-OSC Characteristics	
	Flash Memory Programming Characteristics	
		OLIA DTED 00
	Modification from CHAPTER 32 RETRY to CHAPTER 32 CAUTIONS FOR WAIT	CHAPTER 32
		CAUTIONS FOR WAIT
2nd edition	Addition of products	Throughout
	μPD78F0148(A1), 780143(A2), 780144(A2), 780146(A2), 780148(A2)	
	Under development \rightarrow Under mass production	
	μPD780143, 780144, 780146, 780148, 78F0148, 780143(A), 780144(A), 780146(A),	
	780148(A), 78F0148(A), 780143(A1), 780144(A1), 780146(A1), 780148(A1)	
	Modification of names of the following special function registers (SFRs)	
	 Ports 0 to 7, and 12 to 14 → Port registers 0 to 7, and 12 to 14 	
	Addition of Cautions 3 and 4 to 1.4 Pin Configuration (Top View)	CHAPTER 1 OUTLINE
	Modification of 1.5 K1 Family Lineup	
	Modification of outline of timer in and addition of Remark to 1.7 Outline of Functions	1
		CHAPTER 2 PIN
	Addition of Table 2-1 Pin I/O Buffer Power Supplies	FUNCTIONS
	Modification of descriptions in 2.2.12 AVREF, 2.2.15 REGC, and 2.2.20 VPP (flash memory versions only)	- TONOTIONS
	Modification of the following contents in Table 2-2 Pin I/O Circuit Types • Modification of recommended connection when P60 to P63 are not used	
	Modification of I/O circuit type of P62 and P63	
	Addition of Note to AVREF	
	Modification of recommended connection when V _{PP} is not used	
	Modification of Figure 3-1 Memory Map (μPD780143) to Figure 3-5 Memory Map (μPD78F0148)	CHAPTER 3 CPU ARCHITECTURE
	Modification of Figure 3-14 Data to Be Saved to Stack Memory	
	Modification of Figure 3-15 Data to Be Restored from Stack Memory	
	Modification of [Description example] in 3.4.4 Short direct addressing	
	Addition of [Illustration] to 3.4.7 Based addressing, 3.4.8 Based indexed	
	addressing, and 3.4.9 Stack addressing	
	Addition of Table 4-1 Pin I/O Buffer Power Supplies	CHAPTER 4 PORT
	Modification of Table 4-3 Port Configuration	FUNCTIONS
		-
	Modification of Figure 4-11 Block Diagram of P20 to P27, Figure 4-14 Block Diagram of P40 to P47, Figure 4-15, Block Diagram of P50 to P57, Figure 4-17, Block Diagram	-
	of P40 to P47, Figure 4-15 Block Diagram of P50 to P57, Figure 4-17 Block Diagram of P64, P65, and P67, and Figure 4-18 Block Diagram of P66	
	Addition of Remark to Figure 4-21 Block Diagram of P130	

(3/5)

Edition	Description	Applied to:
2nd edition	Deletion of input switch control register (ISC) from and addition of port registers (P0 to P7, P12 to P14) to 4.3 Registers Controlling Port Function	CHAPTER 4 PORT FUNCTIONS
	Modification of setting of output latch of P40 to P47, P50 to P57, P64, P65, and P67 in and addition of Note 2 to Table 4-5 Settings of Port Mode Register and Output Latch When Using Alternate Function	
	Partial modification of descriptions in 4.4.1 (1) Output mode , 4.4.3 (1) Output mode , and (2) Input mode	
	Addition of Caution to 5.1 External Bus Interface	CHAPTER 5
	Addition of Note to Figure 5-2 Format of Memory Expansion Mode Register (MEM)	EXTERNAL BUS
	Addition of Caution 2 to Figure 5-4 Format of Memory Expansion Wait Setting Register (MM)	INTERFACE
	Addition of Remark to Figure 5-8 External Memory Read Modify Write Timing	
	Modification of Figure 6-1 Block Diagram of Clock Generator	CHAPTER 6 CLOCK
	Addition of Note to 6.3 (1) Processor clock control register (PCC)	GENERATOR
	Addition of Cautions 2 and 3 to Figure 6-6 Format of Oscillation Stabilization Time Counter Status Register (OSTC)	
	Modification of Figure 6-8 Examples of External Circuit of X1 Oscillator, Figure 6-9 Examples of External Circuit of Subsystem Clock Oscillator, and Figure 6-10 Examples of Incorrect Resonator Connection	
	Modification of Notes 4 and 5 in Figure 6-13 Status Transition Diagram (2)	
	Modification of Note 4 and illustration in Figure 6-13 Status Transition Diagram (4)	
	Modification of Table 6-3 Relationship Between Operation Clocks in Each Operation Status	
	Modification of Note in Figure 6-14 Switching from Ring-OSC Clock to X1 Input Clock (Flowchart)	
	Addition of Note to Figure 6-16 Switching from X1 Input Clock to Subsystem Clock (Flowchart)	
	Revision of CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 AND 01	CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 AND 01
	Revision of CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51	CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51
	Revision of CHAPTER 9 8-BIT TIMERS H0 AND H1	CHAPTER 9 8-BIT TIMERS H0 AND H1
	Modification of Figure 10-1 Watch Timer Block Diagram	CHAPTER 10 WATCH
	Addition of Figure 10-4 Example of Generation of Watch Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s)	TIMER
	Modification of Figure 12-1 Block Diagram of Clock Output/Buzzer Output Controller	CHAPTER 12 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER
	Revision of CHAPTER 13 A/D CONVERTER	CHAPTER 13 A/D CONVERTER
	Revision of CHAPTER 14 SERIAL INTERFACE UARTO	CHAPTER 14 SERIAL INTERFACE UARTO

(4/5)

Edition	Description	(4/5) Applied to:
2nd edition	Revision of CHAPTER 15 SERIAL INTERFACE UART6	CHAPTER 15 SERIAL INTERFACE UART6
	Revision of CHAPTER 16 SERIAL INTERFACES CSI10 AND CSI11	CHAPTER 16 SERIAL INTERFACES CSI10 AND CSI11
	Revision of CHAPTER 17 SERIAL INTERFACE CSIA0	CHAPTER 17 SERIAL INTERFACE CSIA0
	Revision of CHAPTER 18 MULTIPLIER/DIVIDER	CHAPTER 18 MULTIPLIER/DIVIDER
	Addition of Note to INTVLI, POC, and LVI in Table 19-1 Interrupt Source List	CHAPTER 19 INTERRUPT FUNCTIONS
	Addition of Note 2 to Table 19-2 Flags Corresponding to Interrupt Request Sources	
	Addition of Caution 2 to Figure 19-2 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H)	
	Addition of Caution to Table 19-3 Ports Corresponding to EGPn and EGNn	
	Addition of software interrupt request item to Table 19-5 Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing	
	Modification of Figure 20-1 Block Diagram of Key Interrupt	CHAPTER 20 KEY INTERRUPT FUNCTION
	Modification of Table 21-1 Relationship Between HALT Mode, STOP Mode, and Clock in old edition to Table 21-1 Relationship Between Operation Clocks in Each Operation Status	CHAPTER 21 STANDBY FUNCTION
	Addition of Cautions 2 and 3 to Figure 21-1 Format of Oscillation Stabilization Time Counter Status Register (OSTC)	
	Modification of Table 21-1 Operating Statuses in HALT Mode	
	Addition of (3) When subsystem clock is used as CPU clock to Figure 21-4 HALT Mode Release by RESET Input	
	Modification of the following items in Table 21-4 Operating Statuses in STOP Mode • 8-bit timer H0 • Serial interfaces UART0 and UART6	
	Modification of Figure 22-1 Block Diagram of Reset Function to Figure 22-4 Timing of Reset in STOP Mode by RESET Input	CHAPTER 22 RESET FUNCTION
	Modification of mask flag register 1H (MK1H) in Table 22-1 Hardware Statuses After Reset Acknowledgment	
	Modification of Figure 23-1 Block Diagram of Clock Monitor	CHAPTER 23 CLOCK MONITOR
	Addition of operation mode to Table 23-2 Operation Status of Clock Monitor (When CLME = 1)	
	Addition of (6) Clock monitor status after X1 input clock oscillation is stopped by software and (7) Clock monitor status after Ring-OSC clock oscillation is stopped by software to Figure 23-3 Timing of Clock Monitor	
	Addition of Note to description in 24.1 Functions of Power-on-Clear Circuit	CHAPTER 24 POWER- ON-CLEAR CIRCUIT
	Modification of Figure 24-1 Block Diagram of Power-on-Clear Circuit	
	Addition of Note to description in 25.1 Functions of Low-Voltage Detector Modification of Figure 25-1 Block Diagram of Low-Voltage Detector	CHAPTER 25 LOW- VOLTAGE DETECTOR
L	1 3	1

(5/5)

Edition	Description	(5/5) Applied to:
2nd edition	Modification of Note 5 in Figure 25-2 Format of Low-Voltage Detection Register (LVIM)	CHAPTER 25 LOW- VOLTAGE DETECTOR
	Addition of Note 2 and Caution to Figure 25-3 Format of Low-Voltage Detection Level Selection Register (LVIS)	
	Modification of Figure 25-4 Timing of Low-Voltage Detector Internal Reset Signal Generation and Figure 25-5 Timing of Low-Voltage Detector Interrupt Signal Generation	
	Partial modification of description of (2) When used as interrupt under <action> in 25.5 Cautions for Low-Voltage Detector</action>	
	Revision of CHAPTER 26 REGULATOR	CHAPTER 26 REGULATOR
	Addition of Note to CHAPTER 27 MASK OPTIONS	CHAPTER 27 MASK OPTIONS
	Revision of CHAPTER 28 µPD78F0148 (no modification of 28.1 Internal Memory Size Switching Register and 28.2 Internal Expansion RAM Size Switching Register)	CHAPTER 28 μPD78F0148
	Partial modification of operation of "RETI" in 29.2 Operation List	CHAPTER 29 INSTRUCTION SET
	Revision of CHAPTER 30 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS, (A) GRADE PRODUCTS)	CHAPTER 30 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS, (A) GRADE PRODUCTS)
	Addition of CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)	CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)
	Addition of CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)	CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)
	Addition of CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS	CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS
	Addition of A.3 Control Software	APPENDIX A
	Addition of in-circuit emulator "IE-78K0K1-ET" to A.5 Debugging Tools (Hardware)	DEVELOPMENT
	Modification of part number of RX78K0 in A.7 Embedded Software	TOOLS
	Addition of APPENDIX B NOTES ON TARGET SYSTEM DESIGN	APPENDIX B NOTES ON TARGET SYSTEM DESIGN
	Addition of APPENDIX D REVISION HISTORY	APPENDIX D REVISION HISTORY